mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
5b128435dc
This device models the RISC-V IOMMU as a sysbus device. The same design decisions taken in the riscv-iommu-pci device were kept, namely the existence of 4 vectors are available for each interrupt cause. The WSIs are emitted using the input of the s->notify() callback as a index to an IRQ list. The IRQ list starts at 'base_irq' and goes until base_irq + 3. This means that boards must have 4 contiguous IRQ lines available, starting from 'base_irq'. Signed-off-by: Tomasz Jeznach <tjeznach@rivosinc.com> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20241106133407.604587-4-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
40 lines
1.4 KiB
C
40 lines
1.4 KiB
C
/*
|
|
* QEMU emulation of an RISC-V IOMMU
|
|
*
|
|
* Copyright (C) 2022-2023 Rivos Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_RISCV_IOMMU_H
|
|
#define HW_RISCV_IOMMU_H
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_RISCV_IOMMU "riscv-iommu"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(RISCVIOMMUState, RISCV_IOMMU)
|
|
typedef struct RISCVIOMMUState RISCVIOMMUState;
|
|
|
|
#define TYPE_RISCV_IOMMU_MEMORY_REGION "riscv-iommu-mr"
|
|
typedef struct RISCVIOMMUSpace RISCVIOMMUSpace;
|
|
|
|
#define TYPE_RISCV_IOMMU_PCI "riscv-iommu-pci"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(RISCVIOMMUStatePci, RISCV_IOMMU_PCI)
|
|
typedef struct RISCVIOMMUStatePci RISCVIOMMUStatePci;
|
|
|
|
#define TYPE_RISCV_IOMMU_SYS "riscv-iommu-device"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(RISCVIOMMUStateSys, RISCV_IOMMU_SYS)
|
|
typedef struct RISCVIOMMUStateSys RISCVIOMMUStateSys;
|
|
|
|
#endif
|