2 commits

Author	SHA1	Message	Date
Jiaxun Yang	49eba52a52	hw/intc/loongson_ipi: Provide per core MMIO address spaces ... The real IPI hardware have dedicated MMIO registers mapped into memory address space for every core. This is not used by LoongArch guest software but it is essential for CPU without IOCSR such as Loongson-3A1000. Implement it with existing infrastructure. Acked-by: Song Gao <gaosong@loongson.cn> Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Message-ID: <20240605-loongson3-ipi-v3-2-ddd2c0e03fa3@flygoat.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>	2024-06-19 12:42:03 +02:00
Jiaxun Yang	b4a12dfc21	hw/intc/loongarch_ipi: Rename as loongson_ipi ... This device will be shared among LoongArch and MIPS based Loongson machine, rename it as loongson_ipi to reflect this nature. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-ID: <20240508-loongson3-ipi-v1-2-1a7b67704664@flygoat.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>	2024-05-09 00:07:21 +02:00

Renamed from include/hw/intc/loongarch_ipi.h (Browse further)