motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 07:43:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/s390x: Avoid tcg_const_i64

Browse source 
All uses are strictly read-only.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2023-02-26 10:43:27 -10:00
parent daefc08567
commit 5bd9790ebc
1 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

20
target/s390x/tcg/translate.c
View file

@ -4857,13 +4857,13 @@ static DisasJumpType op_xi(DisasContext *s, DisasOps *o)
static DisasJumpType op_zero(DisasContext *s, DisasOps *o) static DisasJumpType op_zero(DisasContext *s, DisasOps *o)
{ {
o->out = tcg_const_i64(0); o->out = tcg_constant_i64(0);
return DISAS_NEXT; return DISAS_NEXT;
} }
static DisasJumpType op_zero2(DisasContext *s, DisasOps *o) static DisasJumpType op_zero2(DisasContext *s, DisasOps *o)
{ {
o->out = tcg_const_i64(0); o->out = tcg_constant_i64(0);
o->out2 = o->out; o->out2 = o->out;
return DISAS_NEXT; return DISAS_NEXT;
} }
@ -5762,7 +5762,7 @@ static void in2_sh(DisasContext *s, DisasOps *o)
int d2 = get_field(s, d2); int d2 = get_field(s, d2);
if (b2 == 0) { if (b2 == 0) {
o->in2 = tcg_const_i64(d2 & 0x3f); o->in2 = tcg_constant_i64(d2 & 0x3f);
} else { } else {
o->in2 = get_address(s, 0, b2, d2); o->in2 = get_address(s, 0, b2, d2);
tcg_gen_andi_i64(o->in2, o->in2, 0x3f); tcg_gen_andi_i64(o->in2, o->in2, 0x3f);
@ -5868,46 +5868,46 @@ static void in2_mri2_64(DisasContext *s, DisasOps *o)
static void in2_i2(DisasContext *s, DisasOps *o) static void in2_i2(DisasContext *s, DisasOps *o)
{ {
o->in2 = tcg_const_i64(get_field(s, i2)); o->in2 = tcg_constant_i64(get_field(s, i2));
} }
#define SPEC_in2_i2 0 #define SPEC_in2_i2 0
static void in2_i2_8u(DisasContext *s, DisasOps *o) static void in2_i2_8u(DisasContext *s, DisasOps *o)
{ {
o->in2 = tcg_const_i64((uint8_t)get_field(s, i2)); o->in2 = tcg_constant_i64((uint8_t)get_field(s, i2));
} }
#define SPEC_in2_i2_8u 0 #define SPEC_in2_i2_8u 0
static void in2_i2_16u(DisasContext *s, DisasOps *o) static void in2_i2_16u(DisasContext *s, DisasOps *o)
{ {
o->in2 = tcg_const_i64((uint16_t)get_field(s, i2)); o->in2 = tcg_constant_i64((uint16_t)get_field(s, i2));
} }
#define SPEC_in2_i2_16u 0 #define SPEC_in2_i2_16u 0
static void in2_i2_32u(DisasContext *s, DisasOps *o) static void in2_i2_32u(DisasContext *s, DisasOps *o)
{ {
o->in2 = tcg_const_i64((uint32_t)get_field(s, i2)); o->in2 = tcg_constant_i64((uint32_t)get_field(s, i2));
} }
#define SPEC_in2_i2_32u 0 #define SPEC_in2_i2_32u 0
static void in2_i2_16u_shl(DisasContext *s, DisasOps *o) static void in2_i2_16u_shl(DisasContext *s, DisasOps *o)
{ {
uint64_t i2 = (uint16_t)get_field(s, i2); uint64_t i2 = (uint16_t)get_field(s, i2);
o->in2 = tcg_const_i64(i2 << s->insn->data); o->in2 = tcg_constant_i64(i2 << s->insn->data);
} }
#define SPEC_in2_i2_16u_shl 0 #define SPEC_in2_i2_16u_shl 0
static void in2_i2_32u_shl(DisasContext *s, DisasOps *o) static void in2_i2_32u_shl(DisasContext *s, DisasOps *o)
{ {
uint64_t i2 = (uint32_t)get_field(s, i2); uint64_t i2 = (uint32_t)get_field(s, i2);
o->in2 = tcg_const_i64(i2 << s->insn->data); o->in2 = tcg_constant_i64(i2 << s->insn->data);
} }
#define SPEC_in2_i2_32u_shl 0 #define SPEC_in2_i2_32u_shl 0
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
static void in2_insn(DisasContext *s, DisasOps *o) static void in2_insn(DisasContext *s, DisasOps *o)
{ {
o->in2 = tcg_const_i64(s->fields.raw_insn); o->in2 = tcg_constant_i64(s->fields.raw_insn);
} }
#define SPEC_in2_insn 0 #define SPEC_in2_insn 0
#endif #endif