mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-12-28 10:10:29 -07:00
134d9e5c0c
The Write Protect pin of SDHCI model is default active low to match the SDHCI spec. So, write enable the bit 19 should be 1 and write protected the bit 19 should be 0 at the Present State Register (0x24). However, some boards are design Write Protected pin active high. In other words, write enable the bit 19 should be 0 and write protected the bit 19 should be 1 at the Present State Register (0x24). To support it, introduces a new "wp-inverted" property and set it false by default. Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com> Acked-by: Cédric Le Goater <clg@redhat.com> Acked-by: Philippe Mathieu-Daudé <philmd@linaro.org> Link: https://lore.kernel.org/r/20241114094839.4128404-3-jamin_lin@aspeedtech.com Signed-off-by: Cédric Le Goater <clg@redhat.com> |
||
|---|---|---|
| .. | ||
| allwinner-sdhost.h | ||
| aspeed_sdhci.h | ||
| bcm2835_sdhost.h | ||
| cadence_sdhci.h | ||
| npcm7xx_sdhci.h | ||
| sd.h | ||
| sdcard_legacy.h | ||
| sdhci.h | ||