mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
f4d10ce8aa
Change the default irq number of pch pic to 32, so that the irq number of pch msi is 224(256 - 32), and move the 'PCH_PIC_IRQ_NUM' macro to pci-host/ls7a.h and add prefix 'VIRT' on it to keep standard format. Signed-off-by: Tianrui Zhao <zhaotianrui@loongson.cn> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-Id: <20230104020518.2564263-4-zhaotianrui@loongson.cn> Signed-off-by: Song Gao <gaosong@loongson.cn>
23 lines
635 B
C
23 lines
635 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* LoongArch 7A1000 I/O interrupt controller definitions
|
|
*
|
|
* Copyright (C) 2021 Loongson Technology Corporation Limited
|
|
*/
|
|
|
|
#define TYPE_LOONGARCH_PCH_MSI "loongarch_pch_msi"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(LoongArchPCHMSI, LOONGARCH_PCH_MSI)
|
|
|
|
/* MSI irq start from 32 to 255 */
|
|
#define PCH_MSI_IRQ_START 32
|
|
#define PCH_MSI_IRQ_END 255
|
|
#define PCH_MSI_IRQ_NUM 224
|
|
|
|
struct LoongArchPCHMSI {
|
|
SysBusDevice parent_obj;
|
|
qemu_irq *pch_msi_irq;
|
|
MemoryRegion msi_mmio;
|
|
/* irq base passed to upper extioi intc */
|
|
unsigned int irq_base;
|
|
unsigned int irq_num;
|
|
};
|