motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-02 15:23:53 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions
qemu/include/hw/misc
History
Peter Maydell f00f57f344 This PR includes multiple fixes and features for RISC-V: 
- Fixes a bug in printing trap causes
  - Allows 16-bit writes to the SiFive test device. This fixes the
    failure to reboot the RISC-V virt machine
  - Support for the Microchip PolarFire SoC and Icicle Kit
  - A reafactor of RISC-V code out of hw/riscv
 -----BEGIN PGP SIGNATURE-----
 
 iQEzBAABCAAdFiEE9sSsRtSTSGjTuM6PIeENKd+XcFQFAl9aa4YACgkQIeENKd+X
 cFTJjgf5ASfFIO5HqP1l80/UM5Pswyq0IROZDq0ItZa6U4EPzLXoE2N0POriIj4h
 Ds2JbMg0ORDqY0VbSxHlgYHMgJ9S6cuVOMnATsPG0d2jaJ3gSxLBu5k/1ENqe+Vw
 sSYXZv5uEAUfOFz99zbuhKHct5HzlmBFW9dVHdflUQS+cRgsSXq27mz1BvZ8xMWl
 lMhwubqdoNx0rOD3vKnlwrxaf54DcJ2IQT3BtTCjEar3tukdNaLijAuwt2hrFyr+
 IwpeFXA/NWar+mXP3M+BvcLaI33j73/ac2+S5SJuzHGp/ot5nT5gAuq3PDEjHMeS
 t6z9Exp776VXxNE2iUA5NB65Yp3/6w==
 =07oA
 -----END PGP SIGNATURE-----

Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200910' into staging

This PR includes multiple fixes and features for RISC-V:
 - Fixes a bug in printing trap causes
 - Allows 16-bit writes to the SiFive test device. This fixes the
   failure to reboot the RISC-V virt machine
 - Support for the Microchip PolarFire SoC and Icicle Kit
 - A reafactor of RISC-V code out of hw/riscv

# gpg: Signature made Thu 10 Sep 2020 19:08:06 BST
# gpg:                using RSA key F6C4AC46D4934868D3B8CE8F21E10D29DF977054
# gpg: Good signature from "Alistair Francis <alistair@alistair23.me>" [full]
# Primary key fingerprint: F6C4 AC46 D493 4868 D3B8  CE8F 21E1 0D29 DF97 7054

* remotes/alistair/tags/pull-riscv-to-apply-20200910: (30 commits)
  hw/riscv: Sort the Kconfig options in alphabetical order
  hw/riscv: Drop CONFIG_SIFIVE
  hw/riscv: Always build riscv_hart.c
  hw/riscv: Move sifive_test model to hw/misc
  hw/riscv: Move sifive_uart model to hw/char
  hw/riscv: Move riscv_htif model to hw/char
  hw/riscv: Move sifive_plic model to hw/intc
  hw/riscv: Move sifive_clint model to hw/intc
  hw/riscv: Move sifive_gpio model to hw/gpio
  hw/riscv: Move sifive_u_otp model to hw/misc
  hw/riscv: Move sifive_u_prci model to hw/misc
  hw/riscv: Move sifive_e_prci model to hw/misc
  hw/riscv: sifive_u: Connect a DMA controller
  hw/riscv: clint: Avoid using hard-coded timebase frequency
  hw/riscv: microchip_pfsoc: Hook GPIO controllers
  hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMs
  hw/arm: xlnx: Set all boards' GEM 'phy-addr' property value to 23
  hw/net: cadence_gem: Add a new 'phy-addr' property
  hw/riscv: microchip_pfsoc: Connect a DMA controller
  hw/dma: Add SiFive platform DMA controller emulation
  ...

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>

# Conflicts:
#	hw/riscv/trace-events
2020-09-13 20:29:35 +01:00
..
macio Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
a9scu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
allwinner-cpucfg.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
allwinner-h3-ccu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
allwinner-h3-dramc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
allwinner-h3-sysctrl.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
allwinner-sid.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
arm11scu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
arm_integrator_debug.h Clean up header guards that don't match their file name 2016-07-12 16:19:16 +02:00
armsse-cpuid.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
armsse-mhu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
aspeed_scu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
aspeed_sdmc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
aspeed_xdma.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
auxbus.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
avr_power.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
bcm2835_mbox.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
bcm2835_mbox_defs.h hw/arm/bcm283x: Correct the license text 2020-03-23 17:22:30 +00:00
bcm2835_mphi.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
bcm2835_property.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
bcm2835_rng.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
bcm2835_thermal.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
cbus.h Include hw/irq.h a lot less 2019-08-16 13:31:52 +02:00
empty_slot.h hw/misc/empty_slot: Name the slots when created 2020-06-09 06:59:44 +02:00
grlib_ahb_apb_pnp.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx6_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx6_src.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx6ul_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx7_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx7_gpr.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx7_snvs.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx25_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx31_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx_ccm.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
imx_rngc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
iotkit-secctl.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
iotkit-sysctl.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
iotkit-sysinfo.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
ivshmem.h ivshmem: add check on protocol version in QEMU 2015-10-24 18:03:18 +02:00
mac_via.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
max111x.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mips_cmgcr.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mips_cpc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mips_itu.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mos6522.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mps2-fpgaio.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
mps2-scc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
msf2-sysreg.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
nrf51_rng.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
pca9552.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
pca9552_regs.h misc: add pca9552 LED blinker model 2018-06-08 13:15:32 +01:00
pvpanic.h include: Make headers more self-contained 2019-08-16 13:31:51 +02:00
sifive_e_prci.h hw/riscv: Move sifive_e_prci model to hw/misc 2020-09-09 15:54:19 -07:00
sifive_test.h hw/riscv: Move sifive_test model to hw/misc 2020-09-09 15:54:19 -07:00
sifive_u_otp.h hw/riscv: Move sifive_u_otp model to hw/misc 2020-09-09 15:54:19 -07:00
sifive_u_prci.h hw/riscv: Move sifive_u_prci model to hw/misc 2020-09-09 15:54:19 -07:00
stm32f2xx_syscfg.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
stm32f4xx_exti.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
stm32f4xx_syscfg.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
tmp105_regs.h Clean up header guards that don't match their file name 2016-07-12 16:19:16 +02:00
tz-mpc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
tz-msc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
tz-ppc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
unimp.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
vmcoreinfo.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00
zynq-xadc.h Use DECLARE_*CHECKER* macros 2020-09-09 09:27:09 -04:00