mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-22 01:21:53 -06:00

Loongson introduced CSR instructions since 3A4000, which looks similar to IOCSR and CPUCFG instructions we seen in LoongArch. Unfortunately we don't have much document about those instructions, bit fields of CPUCFG instructions and IOCSR registers can be found at 3A4000's user manual, while instruction encodings can be found at arch/mips/include/asm/mach-loongson64/loongson_regs.h from Linux Kernel. Our predefined CPUCFG bits are differ from actual 3A4000, since we can't emulate all CPUCFG features present in 3A4000 for now, we just enable bits for what we have in TCG. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Message-Id: <20230521214832.20145-2-jiaxun.yang@flygoat.com> [JY: Fixed typo in ase_lcsr_available(), retrict GEN_FALSE_TRANS] [PMD: Fix meson's mips_softmmu_ss -> mips_system_ss, restrict AddressSpace/MemoryRegion to SysEmu] Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
45 lines
1.2 KiB
C
45 lines
1.2 KiB
C
/*
|
|
* Loongson CSR instructions translation routines
|
|
*
|
|
* Copyright (c) 2023 Jiaxun Yang <jiaxun.yang@flygoat.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/main-loop.h"
|
|
#include "cpu.h"
|
|
#include "internal.h"
|
|
#include "qemu/host-utils.h"
|
|
#include "exec/helper-proto.h"
|
|
#include "exec/exec-all.h"
|
|
#include "exec/cpu_ldst.h"
|
|
|
|
#define GET_MEMTXATTRS(cas) \
|
|
((MemTxAttrs){.requester_id = env_cpu(cas)->cpu_index})
|
|
|
|
uint64_t helper_lcsr_rdcsr(CPUMIPSState *env, target_ulong r_addr)
|
|
{
|
|
return address_space_ldl(&env->iocsr.as, r_addr,
|
|
GET_MEMTXATTRS(env), NULL);
|
|
}
|
|
|
|
uint64_t helper_lcsr_drdcsr(CPUMIPSState *env, target_ulong r_addr)
|
|
{
|
|
return address_space_ldq(&env->iocsr.as, r_addr,
|
|
GET_MEMTXATTRS(env), NULL);
|
|
}
|
|
|
|
void helper_lcsr_wrcsr(CPUMIPSState *env, target_ulong w_addr,
|
|
target_ulong val)
|
|
{
|
|
address_space_stl(&env->iocsr.as, w_addr,
|
|
val, GET_MEMTXATTRS(env), NULL);
|
|
}
|
|
|
|
void helper_lcsr_dwrcsr(CPUMIPSState *env, target_ulong w_addr,
|
|
target_ulong val)
|
|
{
|
|
address_space_stq(&env->iocsr.as, w_addr,
|
|
val, GET_MEMTXATTRS(env), NULL);
|
|
}
|