mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-05 00:33:55 -06:00
![]() Add a GICv2m device to the virt board to enable MSIs on the generic PCI host controller. We allocate 64 SPIs in the IRQ space for now (this can be increased/decreased later) and map the GICv2m right after the GIC in the memory map. Reviewed-by: Eric Auger <eric.auger@linaro.org> Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org> Message-id: 1432897270-7780-5-git-send-email-christoffer.dall@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
---|---|---|
.. | ||
allwinner-a10.h | ||
arm.h | ||
digic.h | ||
exynos4210.h | ||
imx.h | ||
omap.h | ||
primecell.h | ||
pxa.h | ||
sharpsl.h | ||
soc_dma.h | ||
stm32f205_soc.h | ||
virt-acpi-build.h | ||
virt.h | ||
xlnx-zynqmp.h |