mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-01 06:43:53 -06:00

Only 2 files requiring "accel/tcg/cpu-ldst.h" API do not include it: - accel/tcg/cpu-exec.c - target/arm/tcg/sve_helper.c Include it there and remove it from "exec/exec-all.h". Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
153 lines
5.5 KiB
C
153 lines
5.5 KiB
C
/*
|
|
* internal execution defines for qemu
|
|
*
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef EXEC_ALL_H
|
|
#define EXEC_ALL_H
|
|
|
|
#include "exec/mmu-access-type.h"
|
|
#include "exec/translation-block.h"
|
|
|
|
#if defined(CONFIG_TCG)
|
|
#include "accel/tcg/getpc.h"
|
|
|
|
/**
|
|
* probe_access:
|
|
* @env: CPUArchState
|
|
* @addr: guest virtual address to look up
|
|
* @size: size of the access
|
|
* @access_type: read, write or execute permission
|
|
* @mmu_idx: MMU index to use for lookup
|
|
* @retaddr: return address for unwinding
|
|
*
|
|
* Look up the guest virtual address @addr. Raise an exception if the
|
|
* page does not satisfy @access_type. Raise an exception if the
|
|
* access (@addr, @size) hits a watchpoint. For writes, mark a clean
|
|
* page as dirty.
|
|
*
|
|
* Finally, return the host address for a page that is backed by RAM,
|
|
* or NULL if the page requires I/O.
|
|
*/
|
|
void *probe_access(CPUArchState *env, vaddr addr, int size,
|
|
MMUAccessType access_type, int mmu_idx, uintptr_t retaddr);
|
|
|
|
static inline void *probe_write(CPUArchState *env, vaddr addr, int size,
|
|
int mmu_idx, uintptr_t retaddr)
|
|
{
|
|
return probe_access(env, addr, size, MMU_DATA_STORE, mmu_idx, retaddr);
|
|
}
|
|
|
|
static inline void *probe_read(CPUArchState *env, vaddr addr, int size,
|
|
int mmu_idx, uintptr_t retaddr)
|
|
{
|
|
return probe_access(env, addr, size, MMU_DATA_LOAD, mmu_idx, retaddr);
|
|
}
|
|
|
|
/**
|
|
* probe_access_flags:
|
|
* @env: CPUArchState
|
|
* @addr: guest virtual address to look up
|
|
* @size: size of the access
|
|
* @access_type: read, write or execute permission
|
|
* @mmu_idx: MMU index to use for lookup
|
|
* @nonfault: suppress the fault
|
|
* @phost: return value for host address
|
|
* @retaddr: return address for unwinding
|
|
*
|
|
* Similar to probe_access, loosely returning the TLB_FLAGS_MASK for
|
|
* the page, and storing the host address for RAM in @phost.
|
|
*
|
|
* If @nonfault is set, do not raise an exception but return TLB_INVALID_MASK.
|
|
* Do not handle watchpoints, but include TLB_WATCHPOINT in the returned flags.
|
|
* Do handle clean pages, so exclude TLB_NOTDIRY from the returned flags.
|
|
* For simplicity, all "mmio-like" flags are folded to TLB_MMIO.
|
|
*/
|
|
int probe_access_flags(CPUArchState *env, vaddr addr, int size,
|
|
MMUAccessType access_type, int mmu_idx,
|
|
bool nonfault, void **phost, uintptr_t retaddr);
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
/**
|
|
* probe_access_full:
|
|
* Like probe_access_flags, except also return into @pfull.
|
|
*
|
|
* The CPUTLBEntryFull structure returned via @pfull is transient
|
|
* and must be consumed or copied immediately, before any further
|
|
* access or changes to TLB @mmu_idx.
|
|
*
|
|
* This function will not fault if @nonfault is set, but will
|
|
* return TLB_INVALID_MASK if the page is not mapped, or is not
|
|
* accessible with @access_type.
|
|
*
|
|
* This function will return TLB_MMIO in order to force the access
|
|
* to be handled out-of-line if plugins wish to instrument the access.
|
|
*/
|
|
int probe_access_full(CPUArchState *env, vaddr addr, int size,
|
|
MMUAccessType access_type, int mmu_idx,
|
|
bool nonfault, void **phost,
|
|
CPUTLBEntryFull **pfull, uintptr_t retaddr);
|
|
|
|
/**
|
|
* probe_access_full_mmu:
|
|
* Like probe_access_full, except:
|
|
*
|
|
* This function is intended to be used for page table accesses by
|
|
* the target mmu itself. Since such page walking happens while
|
|
* handling another potential mmu fault, this function never raises
|
|
* exceptions (akin to @nonfault true for probe_access_full).
|
|
* Likewise this function does not trigger plugin instrumentation.
|
|
*/
|
|
int probe_access_full_mmu(CPUArchState *env, vaddr addr, int size,
|
|
MMUAccessType access_type, int mmu_idx,
|
|
void **phost, CPUTLBEntryFull **pfull);
|
|
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
#endif /* CONFIG_TCG */
|
|
|
|
/* TranslationBlock invalidate API */
|
|
void tb_phys_invalidate(TranslationBlock *tb, tb_page_addr_t page_addr);
|
|
void tb_invalidate_phys_range(tb_page_addr_t start, tb_page_addr_t last);
|
|
void tb_set_jmp_target(TranslationBlock *tb, int n, uintptr_t addr);
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
/**
|
|
* iotlb_to_section:
|
|
* @cpu: CPU performing the access
|
|
* @index: TCG CPU IOTLB entry
|
|
*
|
|
* Given a TCG CPU IOTLB entry, return the MemoryRegionSection that
|
|
* it refers to. @index will have been initially created and returned
|
|
* by memory_region_section_get_iotlb().
|
|
*/
|
|
struct MemoryRegionSection *iotlb_to_section(CPUState *cpu,
|
|
hwaddr index, MemTxAttrs attrs);
|
|
#endif
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
MemoryRegionSection *
|
|
address_space_translate_for_iotlb(CPUState *cpu, int asidx, hwaddr addr,
|
|
hwaddr *xlat, hwaddr *plen,
|
|
MemTxAttrs attrs, int *prot);
|
|
hwaddr memory_region_section_get_iotlb(CPUState *cpu,
|
|
MemoryRegionSection *section);
|
|
#endif
|
|
|
|
#endif
|