mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 00:03:54 -06:00
b41b43a477
The softmmu tlb uses TCG_REG_{TMP1,TMP2,R0}, not any of the normally
available registers. Now that we handle overlap betwen inputs and
helper arguments, we can allow any allocatable reg.
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
28 lines
678 B
C
28 lines
678 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define PowerPC target-specific operand constraints.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* Define constraint letters for register sets:
|
|
* REGS(letter, register_mask)
|
|
*/
|
|
REGS('r', ALL_GENERAL_REGS)
|
|
REGS('v', ALL_VECTOR_REGS)
|
|
REGS('A', 1u << TCG_REG_R3)
|
|
REGS('B', 1u << TCG_REG_R4)
|
|
REGS('C', 1u << TCG_REG_R5)
|
|
REGS('D', 1u << TCG_REG_R6)
|
|
|
|
/*
|
|
* Define constraint letters for constants:
|
|
* CONST(letter, TCG_CT_CONST_* bit set)
|
|
*/
|
|
CONST('I', TCG_CT_CONST_S16)
|
|
CONST('J', TCG_CT_CONST_U16)
|
|
CONST('M', TCG_CT_CONST_MONE)
|
|
CONST('T', TCG_CT_CONST_S32)
|
|
CONST('U', TCG_CT_CONST_U32)
|
|
CONST('W', TCG_CT_CONST_WSZ)
|
|
CONST('Z', TCG_CT_CONST_ZERO)
|