mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-07-29 13:23:54 -06:00
0c105b2615
The i.MX 8M Plus SoC actually has two ethernet controllers, the usual ENET one and a Designware one. There is no device model for the latter, so only add the ENET one. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Bernhard Beschow <shentey@gmail.com> Message-id: 20250223114708.1780-15-shentey@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
74 lines
2.2 KiB
C
74 lines
2.2 KiB
C
/*
|
|
* NXP i.MX 8M Plus Evaluation Kit System Emulation
|
|
*
|
|
* Copyright (c) 2024, Bernhard Beschow <shentey@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/arm/boot.h"
|
|
#include "hw/arm/fsl-imx8mp.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "system/qtest.h"
|
|
#include "qemu/error-report.h"
|
|
#include "qapi/error.h"
|
|
|
|
static void imx8mp_evk_init(MachineState *machine)
|
|
{
|
|
static struct arm_boot_info boot_info;
|
|
FslImx8mpState *s;
|
|
|
|
if (machine->ram_size > FSL_IMX8MP_RAM_SIZE_MAX) {
|
|
error_report("RAM size " RAM_ADDR_FMT " above max supported (%08" PRIx64 ")",
|
|
machine->ram_size, FSL_IMX8MP_RAM_SIZE_MAX);
|
|
exit(1);
|
|
}
|
|
|
|
boot_info = (struct arm_boot_info) {
|
|
.loader_start = FSL_IMX8MP_RAM_START,
|
|
.board_id = -1,
|
|
.ram_size = machine->ram_size,
|
|
.psci_conduit = QEMU_PSCI_CONDUIT_SMC,
|
|
};
|
|
|
|
s = FSL_IMX8MP(object_new(TYPE_FSL_IMX8MP));
|
|
object_property_add_child(OBJECT(machine), "soc", OBJECT(s));
|
|
object_property_set_uint(OBJECT(s), "fec1-phy-num", 1, &error_fatal);
|
|
qdev_realize(DEVICE(s), NULL, &error_fatal);
|
|
|
|
memory_region_add_subregion(get_system_memory(), FSL_IMX8MP_RAM_START,
|
|
machine->ram);
|
|
|
|
for (int i = 0; i < FSL_IMX8MP_NUM_USDHCS; i++) {
|
|
BusState *bus;
|
|
DeviceState *carddev;
|
|
BlockBackend *blk;
|
|
DriveInfo *di = drive_get(IF_SD, i, 0);
|
|
|
|
if (!di) {
|
|
continue;
|
|
}
|
|
|
|
blk = blk_by_legacy_dinfo(di);
|
|
bus = qdev_get_child_bus(DEVICE(&s->usdhc[i]), "sd-bus");
|
|
carddev = qdev_new(TYPE_SD_CARD);
|
|
qdev_prop_set_drive_err(carddev, "drive", blk, &error_fatal);
|
|
qdev_realize_and_unref(carddev, bus, &error_fatal);
|
|
}
|
|
|
|
if (!qtest_enabled()) {
|
|
arm_load_kernel(&s->cpu[0], machine, &boot_info);
|
|
}
|
|
}
|
|
|
|
static void imx8mp_evk_machine_init(MachineClass *mc)
|
|
{
|
|
mc->desc = "NXP i.MX 8M Plus EVK Board";
|
|
mc->init = imx8mp_evk_init;
|
|
mc->max_cpus = FSL_IMX8MP_NUM_CPUS;
|
|
mc->default_ram_id = "imx8mp-evk.ram";
|
|
}
|
|
DEFINE_MACHINE("imx8mp-evk", imx8mp_evk_machine_init)
|