mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-07-27 12:23:53 -06:00
b3d4ef8348
In order to support additional channels of communication using `-serial`, add several serial ports, up to the standard 4 generally supported by the 8250 driver. Fixed: https://lore.kernel.org/all/20240907143439.2792924-1-Jason@zx2c4.com/ Signed-off-by: Jason A. Donenfeld <Jason@zx2c4.com> Tested-by: Bibo Mao <maobibo@loongson.cn> [gaosong: ACPI uart need't reverse order] Signed-off-by: Song Gao <gaosong@loongson.cn> Message-Id: <20240907143439.2792924-1-Jason@zx2c4.com>
53 lines
1.8 KiB
C
53 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* QEMU LoongArch CPU
|
|
*
|
|
* Copyright (c) 2021 Loongson Technology Corporation Limited
|
|
*/
|
|
|
|
#ifndef HW_LS7A_H
|
|
#define HW_LS7A_H
|
|
|
|
#include "hw/pci-host/pam.h"
|
|
#include "qemu/units.h"
|
|
#include "qemu/range.h"
|
|
#include "qom/object.h"
|
|
|
|
#define VIRT_PCI_MEM_BASE 0x40000000UL
|
|
#define VIRT_PCI_MEM_SIZE 0x40000000UL
|
|
#define VIRT_PCI_IO_OFFSET 0x4000
|
|
#define VIRT_PCI_CFG_BASE 0x20000000
|
|
#define VIRT_PCI_CFG_SIZE 0x08000000
|
|
#define VIRT_PCI_IO_BASE 0x18004000UL
|
|
#define VIRT_PCI_IO_SIZE 0xC000
|
|
|
|
#define VIRT_PCH_REG_BASE 0x10000000UL
|
|
#define VIRT_IOAPIC_REG_BASE (VIRT_PCH_REG_BASE)
|
|
#define VIRT_PCH_MSI_ADDR_LOW 0x2FF00000UL
|
|
#define VIRT_PCH_REG_SIZE 0x400
|
|
#define VIRT_PCH_MSI_SIZE 0x8
|
|
|
|
/*
|
|
* GSI_BASE is hard-coded with 64 in linux kernel, else kernel fails to boot
|
|
* 0 - 15 GSI for ISA devices even if there is no ISA devices
|
|
* 16 - 63 GSI for CPU devices such as timers/perf monitor etc
|
|
* 64 - GSI for external devices
|
|
*/
|
|
#define VIRT_PCH_PIC_IRQ_NUM 32
|
|
#define VIRT_GSI_BASE 64
|
|
#define VIRT_DEVICE_IRQS 16
|
|
#define VIRT_UART_COUNT 4
|
|
#define VIRT_UART_IRQ (VIRT_GSI_BASE + 2)
|
|
#define VIRT_UART_BASE 0x1fe001e0
|
|
#define VIRT_UART_SIZE 0x100
|
|
#define VIRT_RTC_IRQ (VIRT_GSI_BASE + 6)
|
|
#define VIRT_MISC_REG_BASE (VIRT_PCH_REG_BASE + 0x00080000)
|
|
#define VIRT_RTC_REG_BASE (VIRT_MISC_REG_BASE + 0x00050100)
|
|
#define VIRT_RTC_LEN 0x100
|
|
#define VIRT_SCI_IRQ (VIRT_GSI_BASE + 7)
|
|
|
|
#define VIRT_PLATFORM_BUS_BASEADDRESS 0x16000000
|
|
#define VIRT_PLATFORM_BUS_SIZE 0x2000000
|
|
#define VIRT_PLATFORM_BUS_NUM_IRQS 2
|
|
#define VIRT_PLATFORM_BUS_IRQ (VIRT_GSI_BASE + 8)
|
|
#endif
|