Alexander Graf ff871d0462 hw/pci-host/gpex: Allow more than 4 legacy IRQs ... Some boards such as vmapple don't do real legacy PCI IRQ swizzling. Instead, they just keep allocating more board IRQ lines for each new legacy IRQ. Let's support that mode by giving instantiators a new "nr_irqs" property they can use to support more than 4 legacy IRQ lines. In this mode, GPEX will export more IRQ lines, one for each device. Signed-off-by: Alexander Graf <graf@amazon.com> Signed-off-by: Phil Dennis-Jordan <phil@philjordan.eu> Reviewed-by: Akihiko Odaki <akihiko.odaki@daynix.com> Tested-by: Akihiko Odaki <akihiko.odaki@daynix.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-ID: <20241223221645.29911-9-phil@philjordan.eu> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>		2024-12-30 20:04:50 +01:00
..
boot.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
Kconfig	hw/riscv: Add Microblaze V generic board	2024-12-20 11:22:47 +10:00
meson.build	hw/riscv: Add Microblaze V generic board	2024-12-20 11:22:47 +10:00
microblaze-v-generic.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
microchip_pfsoc.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
numa.c	include: Rename sysemu/ -> system/	2024-12-20 17:44:56 +01:00
opentitan.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
riscv-iommu-bits.h	hw/riscv/riscv-iommu: parametrize CAP.IGS	2024-12-20 11:19:16 +10:00
riscv-iommu-pci.c	RISC-V PR for 10.0	2024-12-21 08:13:16 -05:00
riscv-iommu-sys.c	hw/riscv/riscv-iommu-sys.c: fix duplicated 'table_size'	2024-12-28 14:42:53 +03:00
riscv-iommu.c	RISC-V PR for 10.0	2024-12-21 08:13:16 -05:00
riscv-iommu.h	hw/riscv/riscv-iommu: implement reset protocol	2024-12-20 11:22:46 +10:00
riscv_hart.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
shakti_c.c	include: Rename sysemu/ -> system/	2024-12-20 17:44:56 +01:00
sifive_e.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
sifive_u.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
spike.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
trace-events	hw/riscv/riscv-iommu: implement reset protocol	2024-12-20 11:22:46 +10:00
trace.h	hw/riscv: add RISC-V IOMMU base emulation	2024-10-31 13:51:24 +10:00
virt-acpi-build.c	Accel & Exec patch queue	2024-12-21 11:07:00 -05:00
virt.c	hw/pci-host/gpex: Allow more than 4 legacy IRQs	2024-12-30 20:04:50 +01:00