mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 00:03:54 -06:00
8201f1a29c
By directly using TCGCPUOps::guest_default_memory_order, we don't need the TCG_GUEST_DEFAULT_MO definition anymore. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Anton Johansson <anjo@rev.ng> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
32 lines
808 B
C
32 lines
808 B
C
/*
|
|
* MicroBlaze cpu parameters for qemu.
|
|
*
|
|
* Copyright (c) 2009 Edgar E. Iglesias
|
|
* SPDX-License-Identifier: LGPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef MICROBLAZE_CPU_PARAM_H
|
|
#define MICROBLAZE_CPU_PARAM_H
|
|
|
|
/*
|
|
* While system mode can address up to 64 bits of address space,
|
|
* this is done via the lea/sea instructions, which are system-only
|
|
* (as they also bypass the mmu).
|
|
*
|
|
* We can improve the user-only experience by only exposing 32 bits
|
|
* of address space.
|
|
*/
|
|
#ifdef CONFIG_USER_ONLY
|
|
#define TARGET_PHYS_ADDR_SPACE_BITS 32
|
|
#define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
#else
|
|
#define TARGET_PHYS_ADDR_SPACE_BITS 64
|
|
#define TARGET_VIRT_ADDR_SPACE_BITS 64
|
|
#endif
|
|
|
|
/* FIXME: MB uses variable pages down to 1K but linux only uses 4k. */
|
|
#define TARGET_PAGE_BITS 12
|
|
|
|
#define TARGET_INSN_START_EXTRA_WORDS 1
|
|
|
|
#endif
|