mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-07-27 04:13:53 -06:00
2c0b261fcd
Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
42 lines
990 B
C
42 lines
990 B
C
/*
|
|
* ARM cpu parameters for qemu.
|
|
*
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
* SPDX-License-Identifier: LGPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef ARM_CPU_PARAM_H
|
|
#define ARM_CPU_PARAM_H
|
|
|
|
#ifdef TARGET_AARCH64
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 52
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 52
|
|
#else
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 40
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
#endif
|
|
|
|
#ifdef CONFIG_USER_ONLY
|
|
# if defined(TARGET_AARCH64) && defined(CONFIG_LINUX)
|
|
/* Allow user-only to vary page size from 4k */
|
|
# define TARGET_PAGE_BITS_VARY
|
|
# else
|
|
# define TARGET_PAGE_BITS 12
|
|
# endif
|
|
#else /* !CONFIG_USER_ONLY */
|
|
/*
|
|
* ARMv7 and later CPUs have 4K pages minimum, but ARMv5 and v6
|
|
* have to support 1K tiny pages.
|
|
*/
|
|
# define TARGET_PAGE_BITS_VARY
|
|
# define TARGET_PAGE_BITS_LEGACY 10
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
|
|
/*
|
|
* ARM-specific extra insn start words:
|
|
* 1: Conditional execution bits
|
|
* 2: Partial exception syndrome for data aborts
|
|
*/
|
|
#define TARGET_INSN_START_EXTRA_WORDS 2
|
|
|
|
#endif
|