mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
78464f023b
ipi is used to communicate between cpus, this patch modified loongarch ipi device as percpu device, so that there are 2 MemoryRegions with ipi device, rather than 2*cpus MemoryRegions, which may be large than QDEV_MAX_MMIO if more cpus are added on loongarch virt machine. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Song Gao <gaosong@loongson.cn> Message-Id: <20230512100421.1867848-2-gaosong@loongson.cn>
51 lines
1.3 KiB
C
51 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* LoongArch ipi interrupt header files
|
|
*
|
|
* Copyright (C) 2021 Loongson Technology Corporation Limited
|
|
*/
|
|
|
|
#ifndef HW_LOONGARCH_IPI_H
|
|
#define HW_LOONGARCH_IPI_H
|
|
|
|
#include "hw/sysbus.h"
|
|
|
|
/* Mainy used by iocsr read and write */
|
|
#define SMP_IPI_MAILBOX 0x1000ULL
|
|
#define CORE_STATUS_OFF 0x0
|
|
#define CORE_EN_OFF 0x4
|
|
#define CORE_SET_OFF 0x8
|
|
#define CORE_CLEAR_OFF 0xc
|
|
#define CORE_BUF_20 0x20
|
|
#define CORE_BUF_28 0x28
|
|
#define CORE_BUF_30 0x30
|
|
#define CORE_BUF_38 0x38
|
|
#define IOCSR_IPI_SEND 0x40
|
|
#define IOCSR_MAIL_SEND 0x48
|
|
#define IOCSR_ANY_SEND 0x158
|
|
|
|
#define MAIL_SEND_ADDR (SMP_IPI_MAILBOX + IOCSR_MAIL_SEND)
|
|
#define MAIL_SEND_OFFSET 0
|
|
#define ANY_SEND_OFFSET (IOCSR_ANY_SEND - IOCSR_MAIL_SEND)
|
|
|
|
#define TYPE_LOONGARCH_IPI "loongarch_ipi"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(LoongArchIPI, LOONGARCH_IPI)
|
|
|
|
typedef struct IPICore {
|
|
uint32_t status;
|
|
uint32_t en;
|
|
uint32_t set;
|
|
uint32_t clear;
|
|
/* 64bit buf divide into 2 32bit buf */
|
|
uint32_t buf[2];
|
|
qemu_irq irq;
|
|
} IPICore;
|
|
|
|
struct LoongArchIPI {
|
|
SysBusDevice parent_obj;
|
|
MemoryRegion ipi_iocsr_mem;
|
|
MemoryRegion ipi64_iocsr_mem;
|
|
IPICore ipi_core;
|
|
};
|
|
|
|
#endif
|