mirror of
https://github.com/Motorhead1991/qemu.git
synced 2026-02-27 06:35:23 -07:00
The Aspeed I2C controller maintains a state machine in the command register, which is mostly used for debug. Let's start adding a few states to handle abnormal STOP commands. Today, the model uses the busy status of the bus as a condition to do so but it is not precise enough. Also remove the ABNORMAL bit for failing TX commands. This is incorrect with respect to the specs. Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-id: 1494827476-1487-4-git-send-email-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
|---|---|---|
| .. | ||
| aspeed_i2c.c | ||
| bitbang_i2c.c | ||
| bitbang_i2c.h | ||
| core.c | ||
| exynos4210_i2c.c | ||
| i2c-ddc.c | ||
| imx_i2c.c | ||
| Makefile.objs | ||
| omap_i2c.c | ||
| pm_smbus.c | ||
| smbus.c | ||
| smbus_eeprom.c | ||
| smbus_ich9.c | ||
| versatile_i2c.c | ||