mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-09 18:44:58 -06:00
8be545ba5a
Convert the existing includes with sed -i ,exec/memory.h,system/memory.h,g Move the include within cpu-all.h into a !CONFIG_USER_ONLY block. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
72 lines
2.1 KiB
C
72 lines
2.1 KiB
C
/*
|
|
* QEMU PowerPC PowerNV Emulation of a few OCC related registers
|
|
*
|
|
* Copyright (c) 2015-2022, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef PPC_PNV_OCC_H
|
|
#define PPC_PNV_OCC_H
|
|
|
|
#include "system/memory.h"
|
|
#include "hw/qdev-core.h"
|
|
|
|
#define TYPE_PNV_OCC "pnv-occ"
|
|
OBJECT_DECLARE_TYPE(PnvOCC, PnvOCCClass,
|
|
PNV_OCC)
|
|
#define TYPE_PNV8_OCC TYPE_PNV_OCC "-POWER8"
|
|
DECLARE_INSTANCE_CHECKER(PnvOCC, PNV8_OCC,
|
|
TYPE_PNV8_OCC)
|
|
#define TYPE_PNV9_OCC TYPE_PNV_OCC "-POWER9"
|
|
DECLARE_INSTANCE_CHECKER(PnvOCC, PNV9_OCC,
|
|
TYPE_PNV9_OCC)
|
|
#define TYPE_PNV10_OCC TYPE_PNV_OCC "-POWER10"
|
|
DECLARE_INSTANCE_CHECKER(PnvOCC, PNV10_OCC, TYPE_PNV10_OCC)
|
|
|
|
#define PNV_OCC_SENSOR_DATA_BLOCK_OFFSET 0x00580000
|
|
#define PNV_OCC_SENSOR_DATA_BLOCK_SIZE 0x00025800
|
|
|
|
struct PnvOCC {
|
|
DeviceState xd;
|
|
|
|
/* OCC dynamic model is driven by this timer. */
|
|
QEMUTimer state_machine_timer;
|
|
|
|
/* OCC Misc interrupt */
|
|
uint64_t occmisc;
|
|
|
|
qemu_irq psi_irq;
|
|
|
|
/* OCCs operate on regions of HOMER memory */
|
|
PnvHomer *homer;
|
|
|
|
MemoryRegion xscom_regs;
|
|
MemoryRegion sram_regs;
|
|
};
|
|
|
|
struct PnvOCCClass {
|
|
DeviceClass parent_class;
|
|
|
|
hwaddr opal_shared_memory_offset; /* offset in HOMER */
|
|
uint8_t opal_shared_memory_version;
|
|
|
|
int xscom_size;
|
|
const MemoryRegionOps *xscom_ops;
|
|
};
|
|
|
|
#define PNV_OCC_SENSOR_DATA_BLOCK_BASE(i) \
|
|
(PNV_OCC_SENSOR_DATA_BLOCK_OFFSET + (i) * PNV_OCC_SENSOR_DATA_BLOCK_SIZE)
|
|
|
|
#endif /* PPC_PNV_OCC_H */
|