mirror of
https://github.com/Motorhead1991/qemu.git
synced 2026-02-04 15:20:41 -07:00
Some fixes were committed in bios-tables-test in the previous commit. Update
the acpi blob and clear bios-tables-test-allowed-diff.h so that the test
continues to pass with the changes in the bios-tables-test.
Following is the asl diff between the old and the newly updated blob:
@@ -1,30 +1,30 @@
/*
* Intel ACPI Component Architecture
* AML/ASL+ Disassembler version 20210604 (64-bit version)
* Copyright (c) 2000 - 2021 Intel Corporation
*
* Disassembling to symbolic ASL+ operators
*
- * Disassembly of tests/data/acpi/q35/DSDT.noacpihp, Wed Jun 21 18:26:52 2023
+ * Disassembly of /tmp/aml-O8SU61, Wed Jun 21 18:26:52 2023
*
* Original Table Header:
* Signature "DSDT"
- * Length 0x00002038 (8248)
+ * Length 0x00002031 (8241)
* Revision 0x01 **** 32-bit table (V1), no 64-bit math support
- * Checksum 0x4A
+ * Checksum 0x89
* OEM ID "BOCHS "
* OEM Table ID "BXPC "
* OEM Revision 0x00000001 (1)
* Compiler ID "BXPC"
* Compiler Version 0x00000001 (1)
*/
DefinitionBlock ("", "DSDT", 1, "BOCHS ", "BXPC ", 0x00000001)
{
Scope (\)
{
OperationRegion (DBG, SystemIO, 0x0402, One)
Field (DBG, ByteAcc, NoLock, Preserve)
{
DBGB, 8
}
@@ -3148,48 +3148,48 @@
{
Name (_ADR, Zero) // _ADR: Address
Method (_DSM, 4, Serialized) // _DSM: Device-Specific Method
{
Local0 = Package (0x01)
{
0x01F5
}
Return (EDSM (Arg0, Arg1, Arg2, Arg3, Local0))
}
}
}
Device (S40)
{
Name (_ADR, 0x00080000) // _ADR: Address
- Device (S41)
+ Device (S01)
{
- Name (_ADR, 0x00080001) // _ADR: Address
+ Name (_ADR, One) // _ADR: Address
Method (_DSM, 4, Serialized) // _DSM: Device-Specific Method
{
Local0 = Package (0x01)
{
0x0259
}
Return (EDSM (Arg0, Arg1, Arg2, Arg3, Local0))
}
}
- Device (S48)
+ Device (S02)
{
- Name (_ADR, 0x00090000) // _ADR: Address
+ Name (_ADR, 0x02) // _ADR: Address
Device (S00)
{
Name (_ADR, Zero) // _ADR: Address
}
}
}
Device (SF8)
{
Name (_ADR, 0x001F0000) // _ADR: Address
OperationRegion (PIRQ, PCI_Config, 0x60, 0x0C)
Scope (\_SB)
{
Field (PCI0.SF8.PIRQ, ByteAcc, NoLock, Preserve)
{
PRQA, 8,
Signed-off-by: Ani Sinha <anisinha@redhat.com>
Acked-by: Igor Mammedov <imammedo@redhat.com>
Message-Id: <20230705115925.5339-4-anisinha@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
|
||
|---|---|---|
| .. | ||
| APIC | ||
| APIC.acpihmat | ||
| APIC.acpihmat-noinitiator | ||
| APIC.core-count2 | ||
| APIC.cphp | ||
| APIC.dimmpxm | ||
| APIC.xapic | ||
| CEDT.cxl | ||
| DMAR.dmar | ||
| DSDT | ||
| DSDT.acpierst | ||
| DSDT.acpihmat | ||
| DSDT.acpihmat-noinitiator | ||
| DSDT.applesmc | ||
| DSDT.bridge | ||
| DSDT.core-count2 | ||
| DSDT.cphp | ||
| DSDT.cxl | ||
| DSDT.dimmpxm | ||
| DSDT.ipmibt | ||
| DSDT.ipmismbus | ||
| DSDT.ivrs | ||
| DSDT.memhp | ||
| DSDT.mmio64 | ||
| DSDT.multi-bridge | ||
| DSDT.noacpihp | ||
| DSDT.nohpet | ||
| DSDT.numamem | ||
| DSDT.pvpanic-isa | ||
| DSDT.tis.tpm2 | ||
| DSDT.tis.tpm12 | ||
| DSDT.viot | ||
| DSDT.xapic | ||
| ERST.acpierst | ||
| FACP | ||
| FACP.core-count2 | ||
| FACP.nosmm | ||
| FACP.slic | ||
| FACP.xapic | ||
| FACS | ||
| HMAT.acpihmat | ||
| HMAT.acpihmat-noinitiator | ||
| HPET | ||
| IVRS.ivrs | ||
| MCFG | ||
| NFIT.dimmpxm | ||
| SLIC.slic | ||
| SLIT.cphp | ||
| SLIT.memhp | ||
| SRAT.acpihmat | ||
| SRAT.acpihmat-noinitiator | ||
| SRAT.cphp | ||
| SRAT.dimmpxm | ||
| SRAT.memhp | ||
| SRAT.mmio64 | ||
| SRAT.numamem | ||
| SRAT.xapic | ||
| SSDT.dimmpxm | ||
| TCPA.tis.tpm12 | ||
| TPM2.tis.tpm2 | ||
| VIOT.viot | ||
| WAET | ||