mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 07:13:54 -06:00
3fe72e213e
The architectural feature FEAT_ETS (Enhanced Translation Synchronization) is a set of tightened guarantees about memory ordering involving translation table walks: * if memory access RW1 is ordered-before memory access RW2 then it is also ordered-before any translation table walk generated by RW2 that generates a translation fault, address size fault or access fault * TLB maintenance on non-exec-permission translations is guaranteed complete after a DSB (ie it does not need the context synchronization event that you have to have if you don’t have FEAT_ETS) For QEMU’s implementation we don’t reorder translation table walk accesses, and we guarantee to finish the TLB maintenance as soon as the TLB op is done (the tlb_flush functions will complete at the end of the TLB, and TLB ops always end the TB because they’re sysreg writes). So we’re already compliant and all we need to do is say so in the ID registers for the 'max' CPU. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220819110052.2942289-6-peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> |
||
|---|---|---|
| .. | ||
| aspeed.rst | ||
| collie.rst | ||
| cpu-features.rst | ||
| cubieboard.rst | ||
| digic.rst | ||
| emcraft-sf2.rst | ||
| emulation.rst | ||
| gumstix.rst | ||
| highbank.rst | ||
| imx25-pdk.rst | ||
| integratorcp.rst | ||
| kzm.rst | ||
| mainstone.rst | ||
| mps2.rst | ||
| musca.rst | ||
| musicpal.rst | ||
| nrf.rst | ||
| nseries.rst | ||
| nuvoton.rst | ||
| orangepi.rst | ||
| palm.rst | ||
| raspi.rst | ||
| realview.rst | ||
| sabrelite.rst | ||
| sbsa.rst | ||
| stellaris.rst | ||
| stm32.rst | ||
| sx1.rst | ||
| versatile.rst | ||
| vexpress.rst | ||
| virt.rst | ||
| xlnx-versal-virt.rst | ||
| xscale.rst | ||