qemu/target
Max Filippov 3a3c9dc4ca target-xtensa: implement RER/WER instructions
RER and WER are privileged instructions for accessing external
registers. External register address space is local to processor core.
There's no alignment requirements, addressable units are 32-bit wide
registers.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
2017-01-16 19:19:03 -08:00
..
alpha Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
arm Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
cris Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
i386 x86: implement la57 paging mode 2016-12-22 16:01:04 +01:00
lm32 Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
m68k Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
microblaze Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
mips Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
moxie Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
openrisc Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
ppc Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
s390x Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
sh4 Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
sparc Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
tilegx Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
tricore Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
unicore32 Move target-* CPU file into a target/ folder 2016-12-20 21:52:12 +01:00
xtensa target-xtensa: implement RER/WER instructions 2017-01-16 19:19:03 -08:00