mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-07-27 12:23:53 -06:00

- Ignore writes to CNTP_CTL_EL0 on HVF ARM (Alexander) - Add '-d invalid_mem' logging option (Zoltan) - Create QOM containers explicitly (Peter) - Rename sysemu/ -> system/ (Philippe) - Re-orderning of include/exec/ headers (Philippe) Move a lot of declarations from these legacy mixed bag headers: . "exec/cpu-all.h" . "exec/cpu-common.h" . "exec/cpu-defs.h" . "exec/exec-all.h" . "exec/translate-all" to these more specific ones: . "exec/page-protection.h" . "exec/translation-block.h" . "user/cpu_loop.h" . "user/guest-host.h" . "user/page-protection.h" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmdlnyAACgkQ4+MsLN6t wN6mBw//QFWi7CrU+bb8KMM53kOU9C507tjn99LLGFb5or73/umDsw6eo/b8DHBt KIwGLgATel42oojKfNKavtAzLK5rOrywpboPDpa3SNeF1onW+99NGJ52LQUqIX6K A6bS0fPdGG9ZzEuPpbjDXlp++0yhDcdSgZsS42fEsT7Dyj5gzJYlqpqhiXGqpsn8 4Y0UMxSL21K3HEexlzw2hsoOBFA3tUm2ujNDhNkt8QASr85yQVLCypABJnuoe/// 5Ojl5wTBeDwhANET0rhwHK8eIYaNboiM9fHopJYhvyw1bz6yAu9jQwzF/MrL3s/r xa4OBHBy5mq2hQV9Shcl3UfCQdk/vDaYaWpgzJGX8stgMGYfnfej1SIl8haJIfcl VMX8/jEFdYbjhO4AeGRYcBzWjEJymkDJZoiSWp2NuEDi6jqIW+7yW1q0Rnlg9lay ShAqLK5Pv4zUw3t0Jy3qv9KSW8sbs6PQxtzXjk8p97rTf76BJ2pF8sv1tVzmsidP 9L92Hv5O34IqzBu2oATOUZYJk89YGmTIUSLkpT7asJZpBLwNM2qLp5jO00WVU0Sd +kAn324guYPkko/TVnjC/AY7CMu55EOtD9NU35k3mUAnxXT9oDUeL4NlYtfgrJx6 x1Nzr2FkS68+wlPAFKNSSU5lTjsjNaFM0bIJ4LCNtenJVP+SnRo= =cjz8 -----END PGP SIGNATURE----- Merge tag 'exec-20241220' of https://github.com/philmd/qemu into staging Accel & Exec patch queue - Ignore writes to CNTP_CTL_EL0 on HVF ARM (Alexander) - Add '-d invalid_mem' logging option (Zoltan) - Create QOM containers explicitly (Peter) - Rename sysemu/ -> system/ (Philippe) - Re-orderning of include/exec/ headers (Philippe) Move a lot of declarations from these legacy mixed bag headers: . "exec/cpu-all.h" . "exec/cpu-common.h" . "exec/cpu-defs.h" . "exec/exec-all.h" . "exec/translate-all" to these more specific ones: . "exec/page-protection.h" . "exec/translation-block.h" . "user/cpu_loop.h" . "user/guest-host.h" . "user/page-protection.h" # -----BEGIN PGP SIGNATURE----- # # iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmdlnyAACgkQ4+MsLN6t # wN6mBw//QFWi7CrU+bb8KMM53kOU9C507tjn99LLGFb5or73/umDsw6eo/b8DHBt # KIwGLgATel42oojKfNKavtAzLK5rOrywpboPDpa3SNeF1onW+99NGJ52LQUqIX6K # A6bS0fPdGG9ZzEuPpbjDXlp++0yhDcdSgZsS42fEsT7Dyj5gzJYlqpqhiXGqpsn8 # 4Y0UMxSL21K3HEexlzw2hsoOBFA3tUm2ujNDhNkt8QASr85yQVLCypABJnuoe/// # 5Ojl5wTBeDwhANET0rhwHK8eIYaNboiM9fHopJYhvyw1bz6yAu9jQwzF/MrL3s/r # xa4OBHBy5mq2hQV9Shcl3UfCQdk/vDaYaWpgzJGX8stgMGYfnfej1SIl8haJIfcl # VMX8/jEFdYbjhO4AeGRYcBzWjEJymkDJZoiSWp2NuEDi6jqIW+7yW1q0Rnlg9lay # ShAqLK5Pv4zUw3t0Jy3qv9KSW8sbs6PQxtzXjk8p97rTf76BJ2pF8sv1tVzmsidP # 9L92Hv5O34IqzBu2oATOUZYJk89YGmTIUSLkpT7asJZpBLwNM2qLp5jO00WVU0Sd # +kAn324guYPkko/TVnjC/AY7CMu55EOtD9NU35k3mUAnxXT9oDUeL4NlYtfgrJx6 # x1Nzr2FkS68+wlPAFKNSSU5lTjsjNaFM0bIJ4LCNtenJVP+SnRo= # =cjz8 # -----END PGP SIGNATURE----- # gpg: Signature made Fri 20 Dec 2024 11:45:20 EST # gpg: using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE # gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [unknown] # gpg: WARNING: This key is not certified with a trusted signature! # gpg: There is no indication that the signature belongs to the owner. # Primary key fingerprint: FAAB E75E 1291 7221 DCFD 6BB2 E3E3 2C2C DEAD C0DE * tag 'exec-20241220' of https://github.com/philmd/qemu: (59 commits) util/qemu-timer: fix indentation meson: Do not define CONFIG_DEVICES on user emulation system/accel-ops: Remove unnecessary 'exec/cpu-common.h' header system/numa: Remove unnecessary 'exec/cpu-common.h' header hw/xen: Remove unnecessary 'exec/cpu-common.h' header target/mips: Drop left-over comment about Jazz machine target/mips: Remove tswap() calls in semihosting uhi_fstat_cb() target/xtensa: Remove tswap() calls in semihosting simcall() helper accel/tcg: Un-inline translator_is_same_page() accel/tcg: Include missing 'exec/translation-block.h' header accel/tcg: Move tcg_cflags_has/set() to 'exec/translation-block.h' accel/tcg: Restrict curr_cflags() declaration to 'internal-common.h' qemu/coroutine: Include missing 'qemu/atomic.h' header exec/translation-block: Include missing 'qemu/atomic.h' header accel/tcg: Declare cpu_loop_exit_requested() in 'exec/cpu-common.h' exec/cpu-all: Include 'cpu.h' earlier so MMU_USER_IDX is always defined target/sparc: Move sparc_restore_state_to_opc() to cpu.c target/sparc: Uninline cpu_get_tb_cpu_state() target/loongarch: Declare loongarch_cpu_dump_state() locally user: Move various declarations out of 'exec/exec-all.h' ... Conflicts: hw/char/riscv_htif.c hw/intc/riscv_aplic.c target/s390x/cpu.c Apply sysemu header path changes to not in the pull request. Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
359 lines
9.8 KiB
C
359 lines
9.8 KiB
C
/*
|
|
* QEMU PCI test device
|
|
*
|
|
* Copyright (c) 2012 Red Hat Inc.
|
|
* Author: Michael S. Tsirkin <mst@redhat.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/pci/pci_device.h"
|
|
#include "hw/qdev-properties.h"
|
|
#include "qemu/event_notifier.h"
|
|
#include "qemu/module.h"
|
|
#include "system/kvm.h"
|
|
#include "qom/object.h"
|
|
|
|
typedef struct PCITestDevHdr {
|
|
uint8_t test;
|
|
uint8_t width;
|
|
uint8_t pad0[2];
|
|
uint32_t offset;
|
|
uint8_t data;
|
|
uint8_t pad1[3];
|
|
uint32_t count;
|
|
uint8_t name[];
|
|
} PCITestDevHdr;
|
|
|
|
typedef struct IOTest {
|
|
MemoryRegion *mr;
|
|
EventNotifier notifier;
|
|
bool hasnotifier;
|
|
unsigned size;
|
|
bool match_data;
|
|
PCITestDevHdr *hdr;
|
|
unsigned bufsize;
|
|
} IOTest;
|
|
|
|
#define IOTEST_DATAMATCH 0xFA
|
|
#define IOTEST_NOMATCH 0xCE
|
|
|
|
#define IOTEST_IOSIZE 128
|
|
#define IOTEST_MEMSIZE 2048
|
|
|
|
static const char *iotest_test[] = {
|
|
"no-eventfd",
|
|
"wildcard-eventfd",
|
|
"datamatch-eventfd"
|
|
};
|
|
|
|
static const char *iotest_type[] = {
|
|
"mmio",
|
|
"portio"
|
|
};
|
|
|
|
#define IOTEST_TEST(i) (iotest_test[((i) % ARRAY_SIZE(iotest_test))])
|
|
#define IOTEST_TYPE(i) (iotest_type[((i) / ARRAY_SIZE(iotest_test))])
|
|
#define IOTEST_MAX_TEST (ARRAY_SIZE(iotest_test))
|
|
#define IOTEST_MAX_TYPE (ARRAY_SIZE(iotest_type))
|
|
#define IOTEST_MAX (IOTEST_MAX_TEST * IOTEST_MAX_TYPE)
|
|
|
|
enum {
|
|
IOTEST_ACCESS_NAME,
|
|
IOTEST_ACCESS_DATA,
|
|
IOTEST_ACCESS_MAX,
|
|
};
|
|
|
|
#define IOTEST_ACCESS_TYPE uint8_t
|
|
#define IOTEST_ACCESS_WIDTH (sizeof(uint8_t))
|
|
|
|
struct PCITestDevState {
|
|
/*< private >*/
|
|
PCIDevice parent_obj;
|
|
/*< public >*/
|
|
|
|
MemoryRegion mmio;
|
|
MemoryRegion portio;
|
|
IOTest *tests;
|
|
int current;
|
|
|
|
uint64_t membar_size;
|
|
MemoryRegion membar;
|
|
};
|
|
|
|
#define TYPE_PCI_TEST_DEV "pci-testdev"
|
|
|
|
OBJECT_DECLARE_SIMPLE_TYPE(PCITestDevState, PCI_TEST_DEV)
|
|
|
|
#define IOTEST_IS_MEM(i) (strcmp(IOTEST_TYPE(i), "portio"))
|
|
#define IOTEST_REGION(d, i) (IOTEST_IS_MEM(i) ? &(d)->mmio : &(d)->portio)
|
|
#define IOTEST_SIZE(i) (IOTEST_IS_MEM(i) ? IOTEST_MEMSIZE : IOTEST_IOSIZE)
|
|
#define IOTEST_PCI_BAR(i) (IOTEST_IS_MEM(i) ? PCI_BASE_ADDRESS_SPACE_MEMORY : \
|
|
PCI_BASE_ADDRESS_SPACE_IO)
|
|
|
|
static int pci_testdev_start(IOTest *test)
|
|
{
|
|
test->hdr->count = 0;
|
|
if (!test->hasnotifier) {
|
|
return 0;
|
|
}
|
|
event_notifier_test_and_clear(&test->notifier);
|
|
memory_region_add_eventfd(test->mr,
|
|
le32_to_cpu(test->hdr->offset),
|
|
test->size,
|
|
test->match_data,
|
|
test->hdr->data,
|
|
&test->notifier);
|
|
return 0;
|
|
}
|
|
|
|
static void pci_testdev_stop(IOTest *test)
|
|
{
|
|
if (!test->hasnotifier) {
|
|
return;
|
|
}
|
|
memory_region_del_eventfd(test->mr,
|
|
le32_to_cpu(test->hdr->offset),
|
|
test->size,
|
|
test->match_data,
|
|
test->hdr->data,
|
|
&test->notifier);
|
|
}
|
|
|
|
static void
|
|
pci_testdev_reset(PCITestDevState *d)
|
|
{
|
|
if (d->current == -1) {
|
|
return;
|
|
}
|
|
pci_testdev_stop(&d->tests[d->current]);
|
|
d->current = -1;
|
|
}
|
|
|
|
static void pci_testdev_inc(IOTest *test, unsigned inc)
|
|
{
|
|
uint32_t c = le32_to_cpu(test->hdr->count);
|
|
test->hdr->count = cpu_to_le32(c + inc);
|
|
}
|
|
|
|
static void
|
|
pci_testdev_write(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned size, int type)
|
|
{
|
|
PCITestDevState *d = opaque;
|
|
IOTest *test;
|
|
int t, r;
|
|
|
|
if (addr == offsetof(PCITestDevHdr, test)) {
|
|
pci_testdev_reset(d);
|
|
if (val >= IOTEST_MAX_TEST) {
|
|
return;
|
|
}
|
|
t = type * IOTEST_MAX_TEST + val;
|
|
r = pci_testdev_start(&d->tests[t]);
|
|
if (r < 0) {
|
|
return;
|
|
}
|
|
d->current = t;
|
|
return;
|
|
}
|
|
if (d->current < 0) {
|
|
return;
|
|
}
|
|
test = &d->tests[d->current];
|
|
if (addr != le32_to_cpu(test->hdr->offset)) {
|
|
return;
|
|
}
|
|
if (test->match_data && test->size != size) {
|
|
return;
|
|
}
|
|
if (test->match_data && val != test->hdr->data) {
|
|
return;
|
|
}
|
|
pci_testdev_inc(test, 1);
|
|
}
|
|
|
|
static uint64_t
|
|
pci_testdev_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
PCITestDevState *d = opaque;
|
|
const char *buf;
|
|
IOTest *test;
|
|
if (d->current < 0) {
|
|
return 0;
|
|
}
|
|
test = &d->tests[d->current];
|
|
buf = (const char *)test->hdr;
|
|
if (addr + size >= test->bufsize) {
|
|
return 0;
|
|
}
|
|
if (test->hasnotifier) {
|
|
event_notifier_test_and_clear(&test->notifier);
|
|
}
|
|
return buf[addr];
|
|
}
|
|
|
|
static void
|
|
pci_testdev_mmio_write(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned size)
|
|
{
|
|
pci_testdev_write(opaque, addr, val, size, 0);
|
|
}
|
|
|
|
static void
|
|
pci_testdev_pio_write(void *opaque, hwaddr addr, uint64_t val,
|
|
unsigned size)
|
|
{
|
|
pci_testdev_write(opaque, addr, val, size, 1);
|
|
}
|
|
|
|
static const MemoryRegionOps pci_testdev_mmio_ops = {
|
|
.read = pci_testdev_read,
|
|
.write = pci_testdev_mmio_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 1,
|
|
},
|
|
};
|
|
|
|
static const MemoryRegionOps pci_testdev_pio_ops = {
|
|
.read = pci_testdev_read,
|
|
.write = pci_testdev_pio_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
.impl = {
|
|
.min_access_size = 1,
|
|
.max_access_size = 1,
|
|
},
|
|
};
|
|
|
|
static void pci_testdev_realize(PCIDevice *pci_dev, Error **errp)
|
|
{
|
|
PCITestDevState *d = PCI_TEST_DEV(pci_dev);
|
|
uint8_t *pci_conf;
|
|
char *name;
|
|
int r, i;
|
|
|
|
pci_conf = pci_dev->config;
|
|
|
|
pci_conf[PCI_INTERRUPT_PIN] = 0; /* no interrupt pin */
|
|
|
|
memory_region_init_io(&d->mmio, OBJECT(d), &pci_testdev_mmio_ops, d,
|
|
"pci-testdev-mmio", IOTEST_MEMSIZE * 2);
|
|
memory_region_init_io(&d->portio, OBJECT(d), &pci_testdev_pio_ops, d,
|
|
"pci-testdev-portio", IOTEST_IOSIZE * 2);
|
|
pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio);
|
|
pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &d->portio);
|
|
|
|
if (d->membar_size) {
|
|
memory_region_init(&d->membar, OBJECT(d), "pci-testdev-membar",
|
|
d->membar_size);
|
|
pci_register_bar(pci_dev, 2,
|
|
PCI_BASE_ADDRESS_SPACE_MEMORY |
|
|
PCI_BASE_ADDRESS_MEM_PREFETCH |
|
|
PCI_BASE_ADDRESS_MEM_TYPE_64,
|
|
&d->membar);
|
|
}
|
|
|
|
d->current = -1;
|
|
d->tests = g_malloc0(IOTEST_MAX * sizeof *d->tests);
|
|
for (i = 0; i < IOTEST_MAX; ++i) {
|
|
IOTest *test = &d->tests[i];
|
|
name = g_strdup_printf("%s-%s", IOTEST_TYPE(i), IOTEST_TEST(i));
|
|
test->bufsize = sizeof(PCITestDevHdr) + strlen(name) + 1;
|
|
test->hdr = g_malloc0(test->bufsize);
|
|
memcpy(test->hdr->name, name, strlen(name) + 1);
|
|
g_free(name);
|
|
test->hdr->offset = cpu_to_le32(IOTEST_SIZE(i) + i * IOTEST_ACCESS_WIDTH);
|
|
test->match_data = strcmp(IOTEST_TEST(i), "wildcard-eventfd");
|
|
if (IOTEST_IS_MEM(i) && !test->match_data) {
|
|
test->size = 0;
|
|
} else {
|
|
test->size = IOTEST_ACCESS_WIDTH;
|
|
}
|
|
test->hdr->test = i;
|
|
test->hdr->data = test->match_data ? IOTEST_DATAMATCH : IOTEST_NOMATCH;
|
|
test->hdr->width = IOTEST_ACCESS_WIDTH;
|
|
test->mr = IOTEST_REGION(d, i);
|
|
if (!strcmp(IOTEST_TEST(i), "no-eventfd")) {
|
|
test->hasnotifier = false;
|
|
continue;
|
|
}
|
|
r = event_notifier_init(&test->notifier, 0);
|
|
assert(r >= 0);
|
|
test->hasnotifier = true;
|
|
}
|
|
}
|
|
|
|
static void
|
|
pci_testdev_uninit(PCIDevice *dev)
|
|
{
|
|
PCITestDevState *d = PCI_TEST_DEV(dev);
|
|
int i;
|
|
|
|
pci_testdev_reset(d);
|
|
for (i = 0; i < IOTEST_MAX; ++i) {
|
|
if (d->tests[i].hasnotifier) {
|
|
event_notifier_cleanup(&d->tests[i].notifier);
|
|
}
|
|
g_free(d->tests[i].hdr);
|
|
}
|
|
g_free(d->tests);
|
|
}
|
|
|
|
static void qdev_pci_testdev_reset(DeviceState *dev)
|
|
{
|
|
PCITestDevState *d = PCI_TEST_DEV(dev);
|
|
pci_testdev_reset(d);
|
|
}
|
|
|
|
static const Property pci_testdev_properties[] = {
|
|
DEFINE_PROP_SIZE("membar", PCITestDevState, membar_size, 0),
|
|
};
|
|
|
|
static void pci_testdev_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
k->realize = pci_testdev_realize;
|
|
k->exit = pci_testdev_uninit;
|
|
k->vendor_id = PCI_VENDOR_ID_REDHAT;
|
|
k->device_id = PCI_DEVICE_ID_REDHAT_TEST;
|
|
k->revision = 0x00;
|
|
k->class_id = PCI_CLASS_OTHERS;
|
|
dc->desc = "PCI Test Device";
|
|
set_bit(DEVICE_CATEGORY_MISC, dc->categories);
|
|
device_class_set_legacy_reset(dc, qdev_pci_testdev_reset);
|
|
device_class_set_props(dc, pci_testdev_properties);
|
|
}
|
|
|
|
static const TypeInfo pci_testdev_info = {
|
|
.name = TYPE_PCI_TEST_DEV,
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCITestDevState),
|
|
.class_init = pci_testdev_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static void pci_testdev_register_types(void)
|
|
{
|
|
type_register_static(&pci_testdev_info);
|
|
}
|
|
|
|
type_init(pci_testdev_register_types)
|