Huang Borong 29abd3d112 hw/riscv: Initial support for BOSC's Xiangshan Kunminghu FPGA prototype ... This implementation provides emulation for the Xiangshan Kunminghu FPGA prototype platform, including support for UART, CLINT, IMSIC, and APLIC devices. More details can be found at https://github.com/OpenXiangShan/XiangShan Signed-off-by: qinshaoqing <qinshaoqing@bosc.ac.cn> Signed-off-by: Yang Wang <wangyang@bosc.ac.cn> Signed-off-by: Yu Hu <819258943@qq.com> Signed-off-by: Ran Wang <wangran@bosc.ac.cn> Signed-off-by: Borong Huang <3543977024@qq.com> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Message-ID: <20250617074222.17618-1-wangran@bosc.ac.cn> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2025-07-04 21:09:49 +10:00
..
microblaze-v-generic.rst	hw/riscv: Add Microblaze V generic board	2024-12-20 11:22:47 +10:00
microchip-icicle-kit.rst	hw/riscv: microchip_pfsoc: Rework documentation	2025-05-19 13:30:24 +10:00
shakti-c.rst	Fix some typos in documentation (found by codespell)	2021-11-22 15:02:38 +01:00
sifive_u.rst	docs/system/riscv: sifive_u: Update S-mode U-Boot image build instructions	2024-01-10 18:47:47 +10:00
virt.rst	docs: update riscv/virt.rst with kernel-irqchip=split support	2024-12-20 11:22:47 +10:00
xiangshan-kunminghu.rst	hw/riscv: Initial support for BOSC's Xiangshan Kunminghu FPGA prototype	2025-07-04 21:09:49 +10:00