mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 07:43:54 -06:00
1a937ad7e7
Each interrupt mode has its own specific interrupt presenter object, that we store under the CPU object, one for XICS and one for XIVE. Extend the sPAPR IRQ backend with a new handler to support them both. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
63 lines
2.2 KiB
C
63 lines
2.2 KiB
C
/*
|
|
* QEMU PowerPC sPAPR IRQ backend definitions
|
|
*
|
|
* Copyright (c) 2018, IBM Corporation.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See the
|
|
* COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef HW_SPAPR_IRQ_H
|
|
#define HW_SPAPR_IRQ_H
|
|
|
|
/*
|
|
* IRQ range offsets per device type
|
|
*/
|
|
#define SPAPR_IRQ_IPI 0x0
|
|
#define SPAPR_IRQ_EPOW 0x1000 /* XICS_IRQ_BASE offset */
|
|
#define SPAPR_IRQ_HOTPLUG 0x1001
|
|
#define SPAPR_IRQ_VIO 0x1100 /* 256 VIO devices */
|
|
#define SPAPR_IRQ_PCI_LSI 0x1200 /* 32+ PHBs devices */
|
|
|
|
#define SPAPR_IRQ_MSI 0x1300 /* Offset of the dynamic range covered
|
|
* by the bitmap allocator */
|
|
|
|
typedef struct sPAPRMachineState sPAPRMachineState;
|
|
|
|
void spapr_irq_msi_init(sPAPRMachineState *spapr, uint32_t nr_msis);
|
|
int spapr_irq_msi_alloc(sPAPRMachineState *spapr, uint32_t num, bool align,
|
|
Error **errp);
|
|
void spapr_irq_msi_free(sPAPRMachineState *spapr, int irq, uint32_t num);
|
|
void spapr_irq_msi_reset(sPAPRMachineState *spapr);
|
|
|
|
typedef struct sPAPRIrq {
|
|
uint32_t nr_irqs;
|
|
uint32_t nr_msis;
|
|
|
|
void (*init)(sPAPRMachineState *spapr, Error **errp);
|
|
int (*claim)(sPAPRMachineState *spapr, int irq, bool lsi, Error **errp);
|
|
void (*free)(sPAPRMachineState *spapr, int irq, int num);
|
|
qemu_irq (*qirq)(sPAPRMachineState *spapr, int irq);
|
|
void (*print_info)(sPAPRMachineState *spapr, Monitor *mon);
|
|
void (*dt_populate)(sPAPRMachineState *spapr, uint32_t nr_servers,
|
|
void *fdt, uint32_t phandle);
|
|
Object *(*cpu_intc_create)(sPAPRMachineState *spapr, Object *cpu,
|
|
Error **errp);
|
|
} sPAPRIrq;
|
|
|
|
extern sPAPRIrq spapr_irq_xics;
|
|
extern sPAPRIrq spapr_irq_xics_legacy;
|
|
extern sPAPRIrq spapr_irq_xive;
|
|
|
|
void spapr_irq_init(sPAPRMachineState *spapr, Error **errp);
|
|
int spapr_irq_claim(sPAPRMachineState *spapr, int irq, bool lsi, Error **errp);
|
|
void spapr_irq_free(sPAPRMachineState *spapr, int irq, int num);
|
|
qemu_irq spapr_qirq(sPAPRMachineState *spapr, int irq);
|
|
|
|
/*
|
|
* XICS legacy routines
|
|
*/
|
|
int spapr_irq_find(sPAPRMachineState *spapr, int num, bool align, Error **errp);
|
|
#define spapr_irq_findone(spapr, errp) spapr_irq_find(spapr, 1, false, errp)
|
|
|
|
#endif
|