mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-23 18:12:00 -06:00
![]() The PCS exists in NPCM8XX's GMAC1 and is used to control the SGMII PHY. This implementation contains all the default registers and the soft reset feature that are required to load the Linux kernel driver. Further features have not been implemented yet. Signed-off-by: Hao Wu <wuhaotsh@google.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 20250219184609.1839281-15-wuhaotsh@google.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
---|---|---|
.. | ||
allwinner-sun8i-emac.h | ||
allwinner_emac.h | ||
cadence_gem.h | ||
dp8393x.h | ||
ftgmac100.h | ||
imx_fec.h | ||
lan9118.h | ||
lan9118_phy.h | ||
lance.h | ||
lasi_82596.h | ||
mii.h | ||
msf2-emac.h | ||
mv88w8618_eth.h | ||
ne2000-isa.h | ||
npcm7xx_emc.h | ||
npcm_gmac.h | ||
npcm_pcs.h | ||
smc91c111.h | ||
xlnx-versal-canfd.h | ||
xlnx-zynqmp-can.h |