motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-29 04:52:22 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

ppc/pnv: Add new PowerPC Special Purpose Registers (RWMR)

Browse source 
Register RWMR - Region Weighted Mode Register
for privileged access in Power9 and Power10

It controls what the SPURR register produces.

Specs:
 - Power10: https://files.openpower.foundation/s/EgCy7C43p2NSRfR

TCG does not model SMT priority, timing, resource controls
and status so this register has no effect for now.

[npiggin: adjust changelog]
Signed-off-by: dan tan <dantan@linux.ibm.com>
Message-ID: <20250116154226.13376-1-dantan@linux.vnet.ibm.com>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
This commit is contained in:
dan tan 2025-01-16 09:42:26 -06:00 • committed by Nicholas Piggin
parent 3e84d03815
commit ffb6440cc5
2 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
target/ppc/cpu.h
View file

@ -2102,6 +2102,7 @@ void ppc_compat_add_property(Object *obj, const char *name,
#define SPR_PMCR (0x374) #define SPR_PMCR (0x374)
#define SPR_440_ITV0 (0x374) #define SPR_440_ITV0 (0x374)
#define SPR_440_ITV1 (0x375) #define SPR_440_ITV1 (0x375)
#define SPR_RWMR (0x375)
#define SPR_440_ITV2 (0x376) #define SPR_440_ITV2 (0x376)
#define SPR_440_ITV3 (0x377) #define SPR_440_ITV3 (0x377)
#define SPR_440_CCR1 (0x378) #define SPR_440_CCR1 (0x378)

5
target/ppc/cpu_init.c
View file

@ -5773,6 +5773,11 @@ static void register_power9_book4_sprs(CPUPPCState *env)
SPR_NOACCESS, SPR_NOACCESS, SPR_NOACCESS, SPR_NOACCESS,
&spr_read_generic, &spr_write_generic, &spr_read_generic, &spr_write_generic,
KVM_REG_PPC_WORT, 0); KVM_REG_PPC_WORT, 0);
spr_register_hv(env, SPR_RWMR, "RWMR",
SPR_NOACCESS, SPR_NOACCESS,
&spr_read_generic, &spr_write_generic,
&spr_read_generic, &spr_write_generic,
0x00000000);
#endif #endif
} }