motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 15:53:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/arm/fsl-imx8mp: Add PCIe support

Browse source 
Linux checks for the PLLs in the PHY to be locked, so implement a model
emulating that.

Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Message-id: 20250223114708.1780-9-shentey@gmail.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Bernhard Beschow 2025-02-23 12:46:58 +01:00 • committed by Peter Maydell
parent a81193c3e9
commit fd1deb5301
9 changed files with 176 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

30
hw/arm/fsl-imx8mp.c
View file

@ -212,6 +212,10 @@ static void fsl_imx8mp_init(Object *obj)
g_autofree char *name = g_strdup_printf("usdhc%d", i + 1);
object_initialize_child(obj, name, &s->usdhc[i], TYPE_IMX_USDHC);
}
object_initialize_child(obj, "pcie", &s->pcie, TYPE_DESIGNWARE_PCIE_HOST);
object_initialize_child(obj, "pcie_phy", &s->pcie_phy,
TYPE_FSL_IMX8M_PCIE_PHY);
}
static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
@ -380,6 +384,30 @@ static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
sysbus_mmio_map(SYS_BUS_DEVICE(&s->snvs), 0,
fsl_imx8mp_memmap[FSL_IMX8MP_SNVS_HP].addr);
/* PCIe */
if (!sysbus_realize(SYS_BUS_DEVICE(&s->pcie), errp)) {
return;
}
sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie), 0,
fsl_imx8mp_memmap[FSL_IMX8MP_PCIE1].addr);
sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 0,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_PCI_INTA_IRQ));
sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 1,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_PCI_INTB_IRQ));
sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 2,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_PCI_INTC_IRQ));
sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 3,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_PCI_INTD_IRQ));
sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 4,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_PCI_MSI_IRQ));
if (!sysbus_realize(SYS_BUS_DEVICE(&s->pcie_phy), errp)) {
return;
}
sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie_phy), 0,
fsl_imx8mp_memmap[FSL_IMX8MP_PCIE_PHY1].addr);
/* Unimplemented devices */
for (i = 0; i < ARRAY_SIZE(fsl_imx8mp_memmap); i++) {
switch (i) {
@ -387,6 +415,8 @@ static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
case FSL_IMX8MP_CCM:
case FSL_IMX8MP_GIC_DIST:
case FSL_IMX8MP_GIC_REDIST:
case FSL_IMX8MP_PCIE1:
case FSL_IMX8MP_PCIE_PHY1:
case FSL_IMX8MP_RAM:
case FSL_IMX8MP_SNVS_HP:
case FSL_IMX8MP_UART1 ... FSL_IMX8MP_UART4: