mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 16:23:55 -06:00
target/mips: Remove CPUMIPSState::CP0_SAARI field
Remove the unused CP0_SAARI register. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20240209090513.9401-10-philmd@linaro.org>
This commit is contained in:
parent
ee58fddcbb
commit
fa82742621
2 changed files with 1 additions and 2 deletions
|
@ -747,7 +747,6 @@ typedef struct CPUArchState {
|
|||
* CP0 Register 9
|
||||
*/
|
||||
int32_t CP0_Count;
|
||||
uint32_t CP0_SAARI;
|
||||
#define CP0SAARI_TARGET 0 /* 5..0 */
|
||||
#define CP0SAAR_BASE 12 /* 43..12 */
|
||||
#define CP0SAAR_SIZE 1 /* 5..1 */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue