motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-01 23:03:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/pci-bridge/cxl-upstream: Add properties to control link speed and width

Browse source 
To establish performance characteristics of a CXL device when used via a
particular CXL topology (root ports, switches, end points) it is necessary
to set the appropriate link speed and width in the PCI Express capability
structure.  Provide x-speed and x-link properties for this.

Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20240916173518.1843023-7-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
Jonathan Cameron 2024-09-16 18:35:18 +01:00 • committed by Michael S. Tsirkin
parent 14bd0f3865
commit fa19fe4e3a
2 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
include/hw/pci-bridge/cxl_upstream_port.h
View file

@ -12,6 +12,10 @@ typedef struct CXLUpstreamPort {
/*< public >*/
CXLComponentState cxl_cstate;
CXLCCI swcci;
PCIExpLinkSpeed speed;
PCIExpLinkWidth width;
DOECap doe_cdat;
uint64_t sn;
} CXLUpstreamPort;