motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 07:43:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/arm/fsl-imx8mp: Implement general purpose timers

Browse source 
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Message-id: 20250223114708.1780-14-shentey@gmail.com
[PMM: drop static const from gpt_attrs for GCC 7.5]
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Bernhard Beschow 2025-02-23 12:47:03 +01:00 • committed by Peter Maydell
parent 1ac21eb8fb
commit f8b2612176
6 changed files with 92 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

53
hw/arm/fsl-imx8mp.c
View file

@ -208,6 +208,13 @@ static void fsl_imx8mp_init(Object *obj)
object_initialize_child(obj, name, &s->uart[i], TYPE_IMX_SERIAL);
}
for (i = 0; i < FSL_IMX8MP_NUM_GPTS; i++) {
g_autofree char *name = g_strdup_printf("gpt%d", i + 1);
object_initialize_child(obj, name, &s->gpt[i], TYPE_IMX8MP_GPT);
}
object_initialize_child(obj, "gpt5-gpt6-irq", &s->gpt5_gpt6_irq,
TYPE_OR_IRQ);
for (i = 0; i < FSL_IMX8MP_NUM_I2CS; i++) {
g_autofree char *name = g_strdup_printf("i2c%d", i + 1);
object_initialize_child(obj, name, &s->i2c[i], TYPE_IMX_I2C);
@ -375,6 +382,52 @@ static void fsl_imx8mp_realize(DeviceState *dev, Error **errp)
qdev_get_gpio_in(gicdev, serial_table[i].irq));
}
/* GPTs */
object_property_set_int(OBJECT(&s->gpt5_gpt6_irq), "num-lines", 2,
&error_abort);
if (!qdev_realize(DEVICE(&s->gpt5_gpt6_irq), NULL, errp)) {
return;
}
qdev_connect_gpio_out(DEVICE(&s->gpt5_gpt6_irq), 0,
qdev_get_gpio_in(gicdev, FSL_IMX8MP_GPT5_GPT6_IRQ));
for (i = 0; i < FSL_IMX8MP_NUM_GPTS; i++) {
hwaddr gpt_addrs[FSL_IMX8MP_NUM_GPTS] = {
fsl_imx8mp_memmap[FSL_IMX8MP_GPT1].addr,
fsl_imx8mp_memmap[FSL_IMX8MP_GPT2].addr,
fsl_imx8mp_memmap[FSL_IMX8MP_GPT3].addr,
fsl_imx8mp_memmap[FSL_IMX8MP_GPT4].addr,
fsl_imx8mp_memmap[FSL_IMX8MP_GPT5].addr,
fsl_imx8mp_memmap[FSL_IMX8MP_GPT6].addr,
};
s->gpt[i].ccm = IMX_CCM(&s->ccm);
if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpt[i]), errp)) {
return;
}
sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpt[i]), 0, gpt_addrs[i]);
if (i < FSL_IMX8MP_NUM_GPTS - 2) {
static const unsigned int gpt_irqs[FSL_IMX8MP_NUM_GPTS - 2] = {
FSL_IMX8MP_GPT1_IRQ,
FSL_IMX8MP_GPT2_IRQ,
FSL_IMX8MP_GPT3_IRQ,
FSL_IMX8MP_GPT4_IRQ,
};
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpt[i]), 0,
qdev_get_gpio_in(gicdev, gpt_irqs[i]));
} else {
int irq = i - FSL_IMX8MP_NUM_GPTS + 2;
sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpt[i]), 0,
qdev_get_gpio_in(DEVICE(&s->gpt5_gpt6_irq), irq));
}
}
/* I2Cs */
for (i = 0; i < FSL_IMX8MP_NUM_I2CS; i++) {
struct {