motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 08:13:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/arm: Set FloatInfZeroNaNRule explicitly

Browse source 
Set the FloatInfZeroNaNRule explicitly for the Arm target,
so we can remove the ifdef from pickNaNMulAdd().

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20241202131347.498124-6-peter.maydell@linaro.org
This commit is contained in:
Peter Maydell 2024-12-11 15:30:53 +00:00
parent 27aedf7d25
commit f7892f9c00
2 changed files with 4 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

8
fpu/softfloat-specialize.c.inc
View file

@ -489,13 +489,7 @@ static int pickNaNMulAdd(FloatClass a_cls, FloatClass b_cls, FloatClass c_cls,
/*
* Temporarily fall back to ifdef ladder
*/
#if defined(TARGET_ARM)
/*
* For ARM, the (inf,zero,qnan) case returns the default NaN,
* but (inf,zero,snan) returns the input NaN.
*/
rule = float_infzeronan_dnan_if_qnan;
#elif defined(TARGET_MIPS)
#if defined(TARGET_MIPS)
if (snan_bit_is_one(status)) {
/*
* For MIPS systems that conform to IEEE754-1985, the (inf,zero,nan)