mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-11 03:24:58 -06:00
target/avr: Increase TARGET_PAGE_BITS to 10
Now that we can handle the MCU allocating only a portion of the first page to i/o, increase the page size. Choose 10 as larger than the i/o on every MCU, just so that this path is tested. Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
9f99072fc0
commit
eba24b60a7
1 changed files with 1 additions and 7 deletions
|
@ -21,13 +21,7 @@
|
||||||
#ifndef AVR_CPU_PARAM_H
|
#ifndef AVR_CPU_PARAM_H
|
||||||
#define AVR_CPU_PARAM_H
|
#define AVR_CPU_PARAM_H
|
||||||
|
|
||||||
/*
|
#define TARGET_PAGE_BITS 10
|
||||||
* TARGET_PAGE_BITS cannot be more than 8 bits because
|
|
||||||
* 1. all IO registers occupy [0x0000 .. 0x00ff] address range, and they
|
|
||||||
* should be implemented as a device and not memory
|
|
||||||
* 2. SRAM starts at the address 0x0100
|
|
||||||
*/
|
|
||||||
#define TARGET_PAGE_BITS 8
|
|
||||||
#define TARGET_PHYS_ADDR_SPACE_BITS 24
|
#define TARGET_PHYS_ADDR_SPACE_BITS 24
|
||||||
#define TARGET_VIRT_ADDR_SPACE_BITS 24
|
#define TARGET_VIRT_ADDR_SPACE_BITS 24
|
||||||
|
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue