motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 15:53:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

tcg: Merge INDEX_op_ld*_{i32,i64}

Browse source 
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2025-01-21 21:47:16 -08:00
parent 0de5c9d1f5
commit e996804d40
6 changed files with 83 additions and 122 deletions
Download patch file Download diff file Expand all files Collapse all files

27
tcg/optimize.c
View file

@ -2880,22 +2880,22 @@ static bool fold_tcg_ld(OptContext *ctx, TCGOp *op)
/* We can't do any folding with a load, but we can record bits. */
switch (op->opc) {
CASE_OP_32_64(ld8s):
case INDEX_op_ld8s:
s_mask = INT8_MIN;
break;
CASE_OP_32_64(ld8u):
case INDEX_op_ld8u:
z_mask = MAKE_64BIT_MASK(0, 8);
break;
CASE_OP_32_64(ld16s):
case INDEX_op_ld16s:
s_mask = INT16_MIN;
break;
CASE_OP_32_64(ld16u):
case INDEX_op_ld16u:
z_mask = MAKE_64BIT_MASK(0, 16);
break;
case INDEX_op_ld32s_i64:
case INDEX_op_ld32s:
s_mask = INT32_MIN;
break;
case INDEX_op_ld32u_i64:
case INDEX_op_ld32u:
z_mask = MAKE_64BIT_MASK(0, 32);
break;
default:
@ -3126,16 +3126,15 @@ void tcg_optimize(TCGContext *s)
case INDEX_op_extrh_i64_i32:
done = fold_extu(&ctx, op);
break;
CASE_OP_32_64(ld8s):
CASE_OP_32_64(ld8u):
CASE_OP_32_64(ld16s):
CASE_OP_32_64(ld16u):
case INDEX_op_ld32s_i64:
case INDEX_op_ld32u_i64:
case INDEX_op_ld8s:
case INDEX_op_ld8u:
case INDEX_op_ld16s:
case INDEX_op_ld16u:
case INDEX_op_ld32s:
case INDEX_op_ld32u:
done = fold_tcg_ld(&ctx, op);
break;
case INDEX_op_ld_i32:
case INDEX_op_ld_i64:
case INDEX_op_ld:
case INDEX_op_ld_vec:
done = fold_tcg_ld_memcopy(&ctx, op);
break;