motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 01:03:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

i386: Add CPUID bit for CLZERO and XSAVEERPTR

Browse source 
The CPUID bits CLZERO and XSAVEERPTR are availble on AMD's ZEN platform
and could be passed to the guest.

Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Sebastian Andrzej Siewior 2019-09-25 23:49:48 +02:00 • committed by Paolo Bonzini
parent 6f89ec7442
commit e900135dcf
2 changed files with 3 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
target/i386/cpu.c
View file

@ -1134,7 +1134,7 @@ static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
[FEAT_8000_0008_EBX] = { [FEAT_8000_0008_EBX] = {
.type = CPUID_FEATURE_WORD, .type = CPUID_FEATURE_WORD,
.feat_names = { .feat_names = {
NULL, NULL, NULL, NULL, "clzero", NULL, "xsaveerptr", NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, "wbnoinvd", NULL, NULL, NULL, "wbnoinvd", NULL, NULL,
"ibpb", NULL, NULL, NULL, "ibpb", NULL, NULL, NULL,

2
target/i386/cpu.h
View file

@ -695,6 +695,8 @@ typedef uint32_t FeatureWordArray[FEATURE_WORDS];
#define CPUID_7_1_EAX_AVX512_BF16 (1U << 5) /* AVX512 BFloat16 Instruction */ #define CPUID_7_1_EAX_AVX512_BF16 (1U << 5) /* AVX512 BFloat16 Instruction */
#define CPUID_8000_0008_EBX_CLZERO (1U << 0) /* CLZERO instruction */
#define CPUID_8000_0008_EBX_XSAVEERPTR (1U << 2) /* Always save/restore FP error pointers */
#define CPUID_8000_0008_EBX_WBNOINVD (1U << 9) /* Write back and #define CPUID_8000_0008_EBX_WBNOINVD (1U << 9) /* Write back and
do not invalidate cache */ do not invalidate cache */
#define CPUID_8000_0008_EBX_IBPB (1U << 12) /* Indirect Branch Prediction Barrier */ #define CPUID_8000_0008_EBX_IBPB (1U << 12) /* Indirect Branch Prediction Barrier */