motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-11 03:24:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/nios2: Remove CPU_INTERRUPT_NMI

Browse source 
This interrupt bit is never set, so testing it in
nios2_cpu_has_work is pointless.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20220421151735.31996-41-richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2022-04-21 08:17:11 -07:00
parent 2de70d2d96
commit e8d12542ee
2 changed files with 1 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
target/nios2/cpu.c
View file

@ -36,7 +36,7 @@ static void nios2_cpu_set_pc(CPUState *cs, vaddr value)
static bool nios2_cpu_has_work(CPUState *cs) static bool nios2_cpu_has_work(CPUState *cs)
{ {
return cs->interrupt_request & (CPU_INTERRUPT_HARD | CPU_INTERRUPT_NMI); return cs->interrupt_request & CPU_INTERRUPT_HARD;
} }
static void nios2_cpu_reset(DeviceState *dev) static void nios2_cpu_reset(DeviceState *dev)

2
target/nios2/cpu.h
View file

@ -177,8 +177,6 @@ FIELD(CR_TLBMISC, EE, 24, 1)
#define EXCP_MPUI 16 #define EXCP_MPUI 16
#define EXCP_MPUD 17 #define EXCP_MPUD 17
#define CPU_INTERRUPT_NMI CPU_INTERRUPT_TGT_EXT_3
struct CPUArchState { struct CPUArchState {
uint32_t regs[NUM_GP_REGS]; uint32_t regs[NUM_GP_REGS];
uint32_t ctrl[NUM_CR_REGS]; uint32_t ctrl[NUM_CR_REGS];