mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-27 03:51:57 -06:00
target/riscv: Add the HGATP register masks
Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
This commit is contained in:
parent
d28b15a4d3
commit
e06431108b
1 changed files with 11 additions and 0 deletions
|
@ -208,6 +208,17 @@
|
||||||
#define CSR_HIDELEG 0xa03
|
#define CSR_HIDELEG 0xa03
|
||||||
#define CSR_HGATP 0xa80
|
#define CSR_HGATP 0xa80
|
||||||
|
|
||||||
|
#if defined(TARGET_RISCV32)
|
||||||
|
#define HGATP_MODE SATP32_MODE
|
||||||
|
#define HGATP_ASID SATP32_ASID
|
||||||
|
#define HGATP_PPN SATP32_PPN
|
||||||
|
#endif
|
||||||
|
#if defined(TARGET_RISCV64)
|
||||||
|
#define HGATP_MODE SATP64_MODE
|
||||||
|
#define HGATP_ASID SATP64_ASID
|
||||||
|
#define HGATP_PPN SATP64_PPN
|
||||||
|
#endif
|
||||||
|
|
||||||
/* Performance Counters */
|
/* Performance Counters */
|
||||||
#define CSR_MHPMCOUNTER3 0xb03
|
#define CSR_MHPMCOUNTER3 0xb03
|
||||||
#define CSR_MHPMCOUNTER4 0xb04
|
#define CSR_MHPMCOUNTER4 0xb04
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue