motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-09 10:34:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/riscv: honour show_opcodes when disassembling

Browse source 
This makes the output suitable when used for plugins.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Message-Id: <20240305121005.3528075-30-alex.bennee@linaro.org>
This commit is contained in:
Alex Bennée 2024-03-05 12:10:05 +00:00
parent f6e0eabdb4
commit db7e8b1f75
1 changed files with 15 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

2
disas/riscv.c
View file

@ -5192,6 +5192,7 @@ print_insn_riscv(bfd_vma memaddr, struct disassemble_info *info, rv_isa isa)
} }
} }
if (info->show_opcodes) {
switch (len) { switch (len) {
case 2: case 2:
(*info->fprintf_func)(info->stream, INST_FMT_2, inst); (*info->fprintf_func)(info->stream, INST_FMT_2, inst);
@ -5206,6 +5207,7 @@ print_insn_riscv(bfd_vma memaddr, struct disassemble_info *info, rv_isa isa)
(*info->fprintf_func)(info->stream, INST_FMT_8, inst); (*info->fprintf_func)(info->stream, INST_FMT_8, inst);
break; break;
} }
}
disasm_inst(buf, sizeof(buf), isa, memaddr, inst, disasm_inst(buf, sizeof(buf), isa, memaddr, inst,
(RISCVCPUConfig *)info->target_info); (RISCVCPUConfig *)info->target_info);