mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-06 01:03:55 -06:00
Move QOM typedefs and add missing includes
Some typedefs and macros are defined after the type check macros. This makes it difficult to automatically replace their definitions with OBJECT_DECLARE_TYPE. Patch generated using: $ ./scripts/codeconverter/converter.py -i \ --pattern=QOMStructTypedefSplit $(git grep -l '' -- '*.[ch]') which will split "typdef struct { ... } TypedefName" declarations. Followed by: $ ./scripts/codeconverter/converter.py -i --pattern=MoveSymbols \ $(git grep -l '' -- '*.[ch]') which will: - move the typedefs and #defines above the type check macros - add missing #include "qom/object.h" lines if necessary Reviewed-by: Daniel P. Berrangé <berrange@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-9-ehabkost@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-10-ehabkost@redhat.com> Message-Id: <20200831210740.126168-11-ehabkost@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
This commit is contained in:
parent
1c8eef0227
commit
db1015e92e
796 changed files with 3378 additions and 1823 deletions
|
@ -22,12 +22,15 @@
|
|||
|
||||
#include "exec/cpu-defs.h"
|
||||
#include "hw/core/cpu.h"
|
||||
#include "qom/object.h"
|
||||
|
||||
/* cpu_openrisc_map_address_* in CPUOpenRISCTLBContext need this decl. */
|
||||
struct OpenRISCCPU;
|
||||
|
||||
#define TYPE_OPENRISC_CPU "or1k-cpu"
|
||||
|
||||
typedef struct OpenRISCCPU OpenRISCCPU;
|
||||
typedef struct OpenRISCCPUClass OpenRISCCPUClass;
|
||||
#define OPENRISC_CPU_CLASS(klass) \
|
||||
OBJECT_CLASS_CHECK(OpenRISCCPUClass, (klass), TYPE_OPENRISC_CPU)
|
||||
#define OPENRISC_CPU(obj) \
|
||||
|
@ -42,14 +45,14 @@ struct OpenRISCCPU;
|
|||
*
|
||||
* A OpenRISC CPU model.
|
||||
*/
|
||||
typedef struct OpenRISCCPUClass {
|
||||
struct OpenRISCCPUClass {
|
||||
/*< private >*/
|
||||
CPUClass parent_class;
|
||||
/*< public >*/
|
||||
|
||||
DeviceRealize parent_realize;
|
||||
DeviceReset parent_reset;
|
||||
} OpenRISCCPUClass;
|
||||
};
|
||||
|
||||
#define TARGET_INSN_START_EXTRA_WORDS 1
|
||||
|
||||
|
@ -305,14 +308,14 @@ typedef struct CPUOpenRISCState {
|
|||
*
|
||||
* A OpenRISC CPU.
|
||||
*/
|
||||
typedef struct OpenRISCCPU {
|
||||
struct OpenRISCCPU {
|
||||
/*< private >*/
|
||||
CPUState parent_obj;
|
||||
/*< public >*/
|
||||
|
||||
CPUNegativeOffsetState neg;
|
||||
CPUOpenRISCState env;
|
||||
} OpenRISCCPU;
|
||||
};
|
||||
|
||||
|
||||
void cpu_openrisc_list(void);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue