mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
aspeed/timer: Add support for control register 3
The AST2500 timer has a third control register that is used to implement a set-to-clear feature for the main control register. This models the behaviour expected by the AST2500 while maintaining the same behaviour for the AST2400. The vmstate version is not increased yet because the structure is modified again in the following patches. Based on previous work from Joel Stanley. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Message-id: 20190925143248.10000-6-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
72d96f8e22
commit
d85c87c1d1
2 changed files with 20 additions and 0 deletions
|
@ -58,6 +58,7 @@ typedef struct AspeedTimerCtrlState {
|
|||
|
||||
uint32_t ctrl;
|
||||
uint32_t ctrl2;
|
||||
uint32_t ctrl3;
|
||||
AspeedTimer timers[ASPEED_TIMER_NR_TIMERS];
|
||||
|
||||
AspeedSCUState *scu;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue