motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

tcg/s390x: Distinguish RIE formats

Browse source 
There are multiple variations, with different fields.

Reviewed-by: Ilya Leoshkevich <iii@linux.ibm.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2022-02-24 02:00:42 +00:00
parent 1dd06b1aab
commit d84ca80462
1 changed files with 26 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

47
tcg/s390x/tcg-target.c.inc
View file

@ -128,16 +128,19 @@ typedef enum S390Opcode {
RI_OILL = 0xa50b, RI_OILL = 0xa50b,
RI_TMLL = 0xa701, RI_TMLL = 0xa701,
RIE_CGIJ = 0xec7c, RIEb_CGRJ = 0xec64,
RIE_CGRJ = 0xec64, RIEb_CLGRJ = 0xec65,
RIE_CIJ = 0xec7e, RIEb_CLRJ = 0xec77,
RIE_CLGRJ = 0xec65, RIEb_CRJ = 0xec76,
RIE_CLIJ = 0xec7f,
RIE_CLGIJ = 0xec7d, RIEc_CGIJ = 0xec7c,
RIE_CLRJ = 0xec77, RIEc_CIJ = 0xec7e,
RIE_CRJ = 0xec76, RIEc_CLGIJ = 0xec7d,
RIE_LOCGHI = 0xec46, RIEc_CLIJ = 0xec7f,
RIE_RISBG = 0xec55,
RIEf_RISBG = 0xec55,
RIEg_LOCGHI = 0xec46,
RRE_AGR = 0xb908, RRE_AGR = 0xb908,
RRE_ALGR = 0xb90a, RRE_ALGR = 0xb90a,
@ -556,7 +559,7 @@ static void tcg_out_insn_RI(TCGContext *s, S390Opcode op, TCGReg r1, int i2)
tcg_out32(s, (op << 16) | (r1 << 20) | (i2 & 0xffff)); tcg_out32(s, (op << 16) | (r1 << 20) | (i2 & 0xffff));
} }
static void tcg_out_insn_RIE(TCGContext *s, S390Opcode op, TCGReg r1, static void tcg_out_insn_RIEg(TCGContext *s, S390Opcode op, TCGReg r1,
int i2, int m3) int i2, int m3)
{ {
tcg_out16(s, (op & 0xff00) | (r1 << 4) | m3); tcg_out16(s, (op & 0xff00) | (r1 << 4) | m3);
@ -985,9 +988,9 @@ static inline void tcg_out_risbg(TCGContext *s, TCGReg dest, TCGReg src,
int msb, int lsb, int ofs, int z) int msb, int lsb, int ofs, int z)
{ {
/* Format RIE-f */ /* Format RIE-f */
tcg_out16(s, (RIE_RISBG & 0xff00) | (dest << 4) | src); tcg_out16(s, (RIEf_RISBG & 0xff00) | (dest << 4) | src);
tcg_out16(s, (msb << 8) | (z << 7) | lsb); tcg_out16(s, (msb << 8) | (z << 7) | lsb);
tcg_out16(s, (ofs << 8) | (RIE_RISBG & 0xff)); tcg_out16(s, (ofs << 8) | (RIEf_RISBG & 0xff));
} }
static void tgen_ext8s(TCGContext *s, TCGType type, TCGReg dest, TCGReg src) static void tgen_ext8s(TCGContext *s, TCGType type, TCGReg dest, TCGReg src)
@ -1266,7 +1269,7 @@ static void tgen_setcond(TCGContext *s, TCGType type, TCGCond cond,
/* Emit: d = 0, d = (cc ? 1 : d). */ /* Emit: d = 0, d = (cc ? 1 : d). */
cc = tgen_cmp(s, type, cond, c1, c2, c2const, false); cc = tgen_cmp(s, type, cond, c1, c2, c2const, false);
tcg_out_movi(s, TCG_TYPE_I64, dest, 0); tcg_out_movi(s, TCG_TYPE_I64, dest, 0);
tcg_out_insn(s, RIE, LOCGHI, dest, 1, cc); tcg_out_insn(s, RIEg, LOCGHI, dest, 1, cc);
return; return;
} }
@ -1340,7 +1343,7 @@ static void tgen_movcond(TCGContext *s, TCGType type, TCGCond c, TCGReg dest,
{ {
int cc = tgen_cmp(s, type, c, c1, c2, c2const, false); int cc = tgen_cmp(s, type, c, c1, c2, c2const, false);
if (v3const) { if (v3const) {
tcg_out_insn(s, RIE, LOCGHI, dest, v3, cc); tcg_out_insn(s, RIEg, LOCGHI, dest, v3, cc);
} else { } else {
tcg_out_insn(s, RRFc, LOCGR, dest, v3, cc); tcg_out_insn(s, RRFc, LOCGR, dest, v3, cc);
} }
@ -1409,6 +1412,7 @@ static void tgen_compare_branch(TCGContext *s, S390Opcode opc, int cc,
TCGReg r1, TCGReg r2, TCGLabel *l) TCGReg r1, TCGReg r2, TCGLabel *l)
{ {
tcg_out_reloc(s, s->code_ptr + 1, R_390_PC16DBL, l, 2); tcg_out_reloc(s, s->code_ptr + 1, R_390_PC16DBL, l, 2);
/* Format RIE-b */
tcg_out16(s, (opc & 0xff00) | (r1 << 4) | r2); tcg_out16(s, (opc & 0xff00) | (r1 << 4) | r2);
tcg_out16(s, 0); tcg_out16(s, 0);
tcg_out16(s, cc << 12 | (opc & 0xff)); tcg_out16(s, cc << 12 | (opc & 0xff));
@ -1418,6 +1422,7 @@ static void tgen_compare_imm_branch(TCGContext *s, S390Opcode opc, int cc,
TCGReg r1, int i2, TCGLabel *l) TCGReg r1, int i2, TCGLabel *l)
{ {
tcg_out_reloc(s, s->code_ptr + 1, R_390_PC16DBL, l, 2); tcg_out_reloc(s, s->code_ptr + 1, R_390_PC16DBL, l, 2);
/* Format RIE-c */
tcg_out16(s, (opc & 0xff00) | (r1 << 4) | cc); tcg_out16(s, (opc & 0xff00) | (r1 << 4) | cc);
tcg_out16(s, 0); tcg_out16(s, 0);
tcg_out16(s, (i2 << 8) | (opc & 0xff)); tcg_out16(s, (i2 << 8) | (opc & 0xff));
@ -1435,8 +1440,8 @@ static void tgen_brcond(TCGContext *s, TCGType type, TCGCond c,
if (!c2const) { if (!c2const) {
opc = (type == TCG_TYPE_I32 opc = (type == TCG_TYPE_I32
? (is_unsigned ? RIE_CLRJ : RIE_CRJ) ? (is_unsigned ? RIEb_CLRJ : RIEb_CRJ)
: (is_unsigned ? RIE_CLGRJ : RIE_CGRJ)); : (is_unsigned ? RIEb_CLGRJ : RIEb_CGRJ));
tgen_compare_branch(s, opc, cc, r1, c2, l); tgen_compare_branch(s, opc, cc, r1, c2, l);
return; return;
} }
@ -1449,18 +1454,18 @@ static void tgen_brcond(TCGContext *s, TCGType type, TCGCond c,
*/ */
if (type == TCG_TYPE_I32) { if (type == TCG_TYPE_I32) {
if (is_unsigned) { if (is_unsigned) {
opc = RIE_CLIJ; opc = RIEc_CLIJ;
in_range = (uint32_t)c2 == (uint8_t)c2; in_range = (uint32_t)c2 == (uint8_t)c2;
} else { } else {
opc = RIE_CIJ; opc = RIEc_CIJ;
in_range = (int32_t)c2 == (int8_t)c2; in_range = (int32_t)c2 == (int8_t)c2;
} }
} else { } else {
if (is_unsigned) { if (is_unsigned) {
opc = RIE_CLGIJ; opc = RIEc_CLGIJ;
in_range = (uint64_t)c2 == (uint8_t)c2; in_range = (uint64_t)c2 == (uint8_t)c2;
} else { } else {
opc = RIE_CGIJ; opc = RIEc_CGIJ;
in_range = (int64_t)c2 == (int8_t)c2; in_range = (int64_t)c2 == (int8_t)c2;
} }
} }