mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 00:03:54 -06:00
memory: pass MemTxAttrs to memory_access_is_direct()
We want to pass another flag that will be stored in MemTxAttrs. So pass MemTxAttrs directly. Reviewed-by: Peter Xu <peterx@redhat.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: David Hildenbrand <david@redhat.com> Link: https://lore.kernel.org/r/20250210084648.33798-6-david@redhat.com [peterx: Fix MacOS builds] Signed-off-by: Peter Xu <peterx@redhat.com>
This commit is contained in:
parent
d4337aa8e2
commit
d732b5a4ac
6 changed files with 22 additions and 20 deletions
|
@ -144,7 +144,7 @@ ssize_t load_image_mr(const char *filename, MemoryRegion *mr)
|
|||
{
|
||||
ssize_t size;
|
||||
|
||||
if (!memory_access_is_direct(mr, false)) {
|
||||
if (!memory_access_is_direct(mr, false, MEMTXATTRS_UNSPECIFIED)) {
|
||||
/* Can only load an image into RAM or ROM */
|
||||
return -1;
|
||||
}
|
||||
|
|
|
@ -137,7 +137,8 @@ void *apple_gfx_host_ptr_for_gpa_range(uint64_t guest_physical,
|
|||
MEMTXATTRS_UNSPECIFIED);
|
||||
|
||||
if (!ram_region || ram_region_length < length ||
|
||||
!memory_access_is_direct(ram_region, !read_only)) {
|
||||
!memory_access_is_direct(ram_region, !read_only,
|
||||
MEMTXATTRS_UNSPECIFIED)) {
|
||||
return NULL;
|
||||
}
|
||||
|
||||
|
|
|
@ -358,7 +358,7 @@ static int vfu_object_mr_rw(MemoryRegion *mr, uint8_t *buf, hwaddr offset,
|
|||
int access_size;
|
||||
uint64_t val;
|
||||
|
||||
if (memory_access_is_direct(mr, is_write)) {
|
||||
if (memory_access_is_direct(mr, is_write, MEMTXATTRS_UNSPECIFIED)) {
|
||||
/**
|
||||
* Some devices expose a PCI expansion ROM, which could be buffer
|
||||
* based as compared to other regions which are primarily based on
|
||||
|
|
|
@ -3012,7 +3012,8 @@ static inline bool memory_region_supports_direct_access(MemoryRegion *mr)
|
|||
return !memory_region_is_ram_device(mr);
|
||||
}
|
||||
|
||||
static inline bool memory_access_is_direct(MemoryRegion *mr, bool is_write)
|
||||
static inline bool memory_access_is_direct(MemoryRegion *mr, bool is_write,
|
||||
MemTxAttrs attrs)
|
||||
{
|
||||
if (!memory_region_supports_direct_access(mr)) {
|
||||
return false;
|
||||
|
@ -3053,7 +3054,7 @@ MemTxResult address_space_read(AddressSpace *as, hwaddr addr,
|
|||
fv = address_space_to_flatview(as);
|
||||
l = len;
|
||||
mr = flatview_translate(fv, addr, &addr1, &l, false, attrs);
|
||||
if (len == l && memory_access_is_direct(mr, false)) {
|
||||
if (len == l && memory_access_is_direct(mr, false, attrs)) {
|
||||
ptr = qemu_map_ram_ptr(mr->ram_block, addr1);
|
||||
memcpy(buf, ptr, len);
|
||||
} else {
|
||||
|
|
|
@ -34,7 +34,7 @@ static inline uint32_t glue(address_space_ldl_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, false, attrs);
|
||||
if (l < 4 || !memory_access_is_direct(mr, false)) {
|
||||
if (l < 4 || !memory_access_is_direct(mr, false, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
|
||||
/* I/O case */
|
||||
|
@ -103,7 +103,7 @@ static inline uint64_t glue(address_space_ldq_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, false, attrs);
|
||||
if (l < 8 || !memory_access_is_direct(mr, false)) {
|
||||
if (l < 8 || !memory_access_is_direct(mr, false, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
|
||||
/* I/O case */
|
||||
|
@ -170,7 +170,7 @@ uint8_t glue(address_space_ldub, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, false, attrs);
|
||||
if (!memory_access_is_direct(mr, false)) {
|
||||
if (!memory_access_is_direct(mr, false, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
|
||||
/* I/O case */
|
||||
|
@ -207,7 +207,7 @@ static inline uint16_t glue(address_space_lduw_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, false, attrs);
|
||||
if (l < 2 || !memory_access_is_direct(mr, false)) {
|
||||
if (l < 2 || !memory_access_is_direct(mr, false, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
|
||||
/* I/O case */
|
||||
|
@ -277,7 +277,7 @@ void glue(address_space_stl_notdirty, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, true, attrs);
|
||||
if (l < 4 || !memory_access_is_direct(mr, true)) {
|
||||
if (l < 4 || !memory_access_is_direct(mr, true, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
|
||||
r = memory_region_dispatch_write(mr, addr1, val, MO_32, attrs);
|
||||
|
@ -314,7 +314,7 @@ static inline void glue(address_space_stl_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, true, attrs);
|
||||
if (l < 4 || !memory_access_is_direct(mr, true)) {
|
||||
if (l < 4 || !memory_access_is_direct(mr, true, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
r = memory_region_dispatch_write(mr, addr1, val,
|
||||
MO_32 | devend_memop(endian), attrs);
|
||||
|
@ -377,7 +377,7 @@ void glue(address_space_stb, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, true, attrs);
|
||||
if (!memory_access_is_direct(mr, true)) {
|
||||
if (!memory_access_is_direct(mr, true, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
r = memory_region_dispatch_write(mr, addr1, val, MO_8, attrs);
|
||||
} else {
|
||||
|
@ -410,7 +410,7 @@ static inline void glue(address_space_stw_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, true, attrs);
|
||||
if (l < 2 || !memory_access_is_direct(mr, true)) {
|
||||
if (l < 2 || !memory_access_is_direct(mr, true, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
r = memory_region_dispatch_write(mr, addr1, val,
|
||||
MO_16 | devend_memop(endian), attrs);
|
||||
|
@ -474,7 +474,7 @@ static void glue(address_space_stq_internal, SUFFIX)(ARG1_DECL,
|
|||
|
||||
RCU_READ_LOCK();
|
||||
mr = TRANSLATE(addr, &addr1, &l, true, attrs);
|
||||
if (l < 8 || !memory_access_is_direct(mr, true)) {
|
||||
if (l < 8 || !memory_access_is_direct(mr, true, attrs)) {
|
||||
release_lock |= prepare_mmio_access(mr);
|
||||
r = memory_region_dispatch_write(mr, addr1, val,
|
||||
MO_64 | devend_memop(endian), attrs);
|
||||
|
|
|
@ -573,7 +573,7 @@ MemoryRegion *flatview_translate(FlatView *fv, hwaddr addr, hwaddr *xlat,
|
|||
is_write, true, &as, attrs);
|
||||
mr = section.mr;
|
||||
|
||||
if (xen_enabled() && memory_access_is_direct(mr, is_write)) {
|
||||
if (xen_enabled() && memory_access_is_direct(mr, is_write, attrs)) {
|
||||
hwaddr page = ((addr & TARGET_PAGE_MASK) + TARGET_PAGE_SIZE) - addr;
|
||||
*plen = MIN(page, *plen);
|
||||
}
|
||||
|
@ -2869,7 +2869,7 @@ static MemTxResult flatview_write_continue_step(MemTxAttrs attrs,
|
|||
return MEMTX_ACCESS_ERROR;
|
||||
}
|
||||
|
||||
if (!memory_access_is_direct(mr, true)) {
|
||||
if (!memory_access_is_direct(mr, true, attrs)) {
|
||||
uint64_t val;
|
||||
MemTxResult result;
|
||||
bool release_lock = prepare_mmio_access(mr);
|
||||
|
@ -2965,7 +2965,7 @@ static MemTxResult flatview_read_continue_step(MemTxAttrs attrs, uint8_t *buf,
|
|||
return MEMTX_ACCESS_ERROR;
|
||||
}
|
||||
|
||||
if (!memory_access_is_direct(mr, false)) {
|
||||
if (!memory_access_is_direct(mr, false, attrs)) {
|
||||
/* I/O case */
|
||||
uint64_t val;
|
||||
MemTxResult result;
|
||||
|
@ -3274,7 +3274,7 @@ static bool flatview_access_valid(FlatView *fv, hwaddr addr, hwaddr len,
|
|||
while (len > 0) {
|
||||
l = len;
|
||||
mr = flatview_translate(fv, addr, &xlat, &l, is_write, attrs);
|
||||
if (!memory_access_is_direct(mr, is_write)) {
|
||||
if (!memory_access_is_direct(mr, is_write, attrs)) {
|
||||
l = memory_access_size(mr, l, addr);
|
||||
if (!memory_region_access_valid(mr, xlat, l, is_write, attrs)) {
|
||||
return false;
|
||||
|
@ -3354,7 +3354,7 @@ void *address_space_map(AddressSpace *as,
|
|||
fv = address_space_to_flatview(as);
|
||||
mr = flatview_translate(fv, addr, &xlat, &l, is_write, attrs);
|
||||
|
||||
if (!memory_access_is_direct(mr, is_write)) {
|
||||
if (!memory_access_is_direct(mr, is_write, attrs)) {
|
||||
size_t used = qatomic_read(&as->bounce_buffer_size);
|
||||
for (;;) {
|
||||
hwaddr alloc = MIN(as->max_bounce_buffer_size - used, l);
|
||||
|
@ -3487,7 +3487,7 @@ int64_t address_space_cache_init(MemoryRegionCache *cache,
|
|||
|
||||
mr = cache->mrs.mr;
|
||||
memory_region_ref(mr);
|
||||
if (memory_access_is_direct(mr, is_write)) {
|
||||
if (memory_access_is_direct(mr, is_write, MEMTXATTRS_UNSPECIFIED)) {
|
||||
/* We don't care about the memory attributes here as we're only
|
||||
* doing this if we found actual RAM, which behaves the same
|
||||
* regardless of attributes; so UNSPECIFIED is fine.
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue