mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-11 03:24:58 -06:00
xics: Eliminate 'reject', 'resend' and 'eoi' class hooks
Currently ics_reject(), ics_resend() and ics_eoi() indirect through class methods. But there's only one implementation of each method, the one in TYPE_ICS_SIMPLE. TYPE_ICS_BASE has no implementation, but it's never instantiated, and has no other subtypes. So clean up by eliminating the method and just having ics_reject(), ics_resend() and ics_eoi() contain the logic directly. Signed-off-by: David Gibson <david@gibson.dropbear.id.au> Reviewed-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Greg Kurz <groug@kaod.org>
This commit is contained in:
parent
00ed3da9b5
commit
d5803c7319
3 changed files with 15 additions and 47 deletions
|
@ -70,8 +70,8 @@ xics_ics_simple_set_irq_msi(int srcno, int nr) "set_irq_msi: srcno %d [irq 0x%x]
|
||||||
xics_masked_pending(void) "set_irq_msi: masked pending"
|
xics_masked_pending(void) "set_irq_msi: masked pending"
|
||||||
xics_ics_simple_set_irq_lsi(int srcno, int nr) "set_irq_lsi: srcno %d [irq 0x%x]"
|
xics_ics_simple_set_irq_lsi(int srcno, int nr) "set_irq_lsi: srcno %d [irq 0x%x]"
|
||||||
xics_ics_simple_write_xive(int nr, int srcno, int server, uint8_t priority) "ics_write_xive: irq 0x%x [src %d] server 0x%x prio 0x%x"
|
xics_ics_simple_write_xive(int nr, int srcno, int server, uint8_t priority) "ics_write_xive: irq 0x%x [src %d] server 0x%x prio 0x%x"
|
||||||
xics_ics_simple_reject(int nr, int srcno) "reject irq 0x%x [src %d]"
|
xics_ics_reject(int nr, int srcno) "reject irq 0x%x [src %d]"
|
||||||
xics_ics_simple_eoi(int nr) "ics_eoi: irq 0x%x"
|
xics_ics_eoi(int nr) "ics_eoi: irq 0x%x"
|
||||||
|
|
||||||
# s390_flic_kvm.c
|
# s390_flic_kvm.c
|
||||||
flic_create_device(int err) "flic: create device failed %d"
|
flic_create_device(int err) "flic: create device failed %d"
|
||||||
|
|
|
@ -98,32 +98,8 @@ void ics_pic_print_info(ICSState *ics, Monitor *mon)
|
||||||
#define XISR(icp) (((icp)->xirr) & XISR_MASK)
|
#define XISR(icp) (((icp)->xirr) & XISR_MASK)
|
||||||
#define CPPR(icp) (((icp)->xirr) >> 24)
|
#define CPPR(icp) (((icp)->xirr) >> 24)
|
||||||
|
|
||||||
static void ics_reject(ICSState *ics, uint32_t nr)
|
static void ics_reject(ICSState *ics, uint32_t nr);
|
||||||
{
|
static void ics_eoi(ICSState *ics, uint32_t nr);
|
||||||
ICSStateClass *k = ICS_BASE_GET_CLASS(ics);
|
|
||||||
|
|
||||||
if (k->reject) {
|
|
||||||
k->reject(ics, nr);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
void ics_resend(ICSState *ics)
|
|
||||||
{
|
|
||||||
ICSStateClass *k = ICS_BASE_GET_CLASS(ics);
|
|
||||||
|
|
||||||
if (k->resend) {
|
|
||||||
k->resend(ics);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
static void ics_eoi(ICSState *ics, int nr)
|
|
||||||
{
|
|
||||||
ICSStateClass *k = ICS_BASE_GET_CLASS(ics);
|
|
||||||
|
|
||||||
if (k->eoi) {
|
|
||||||
k->eoi(ics, nr);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
static void icp_check_ipi(ICPState *icp)
|
static void icp_check_ipi(ICPState *icp)
|
||||||
{
|
{
|
||||||
|
@ -427,7 +403,7 @@ Object *icp_create(Object *cpu, const char *type, XICSFabric *xi, Error **errp)
|
||||||
/*
|
/*
|
||||||
* ICS: Source layer
|
* ICS: Source layer
|
||||||
*/
|
*/
|
||||||
static void ics_simple_resend_msi(ICSState *ics, int srcno)
|
static void ics_resend_msi(ICSState *ics, int srcno)
|
||||||
{
|
{
|
||||||
ICSIRQState *irq = ics->irqs + srcno;
|
ICSIRQState *irq = ics->irqs + srcno;
|
||||||
|
|
||||||
|
@ -440,7 +416,7 @@ static void ics_simple_resend_msi(ICSState *ics, int srcno)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static void ics_simple_resend_lsi(ICSState *ics, int srcno)
|
static void ics_resend_lsi(ICSState *ics, int srcno)
|
||||||
{
|
{
|
||||||
ICSIRQState *irq = ics->irqs + srcno;
|
ICSIRQState *irq = ics->irqs + srcno;
|
||||||
|
|
||||||
|
@ -478,7 +454,7 @@ static void ics_simple_set_irq_lsi(ICSState *ics, int srcno, int val)
|
||||||
} else {
|
} else {
|
||||||
irq->status &= ~XICS_STATUS_ASSERTED;
|
irq->status &= ~XICS_STATUS_ASSERTED;
|
||||||
}
|
}
|
||||||
ics_simple_resend_lsi(ics, srcno);
|
ics_resend_lsi(ics, srcno);
|
||||||
}
|
}
|
||||||
|
|
||||||
void ics_simple_set_irq(void *opaque, int srcno, int val)
|
void ics_simple_set_irq(void *opaque, int srcno, int val)
|
||||||
|
@ -512,7 +488,7 @@ static void ics_simple_write_xive_msi(ICSState *ics, int srcno)
|
||||||
|
|
||||||
static void ics_simple_write_xive_lsi(ICSState *ics, int srcno)
|
static void ics_simple_write_xive_lsi(ICSState *ics, int srcno)
|
||||||
{
|
{
|
||||||
ics_simple_resend_lsi(ics, srcno);
|
ics_resend_lsi(ics, srcno);
|
||||||
}
|
}
|
||||||
|
|
||||||
void ics_simple_write_xive(ICSState *ics, int srcno, int server,
|
void ics_simple_write_xive(ICSState *ics, int srcno, int server,
|
||||||
|
@ -534,11 +510,11 @@ void ics_simple_write_xive(ICSState *ics, int srcno, int server,
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static void ics_simple_reject(ICSState *ics, uint32_t nr)
|
static void ics_reject(ICSState *ics, uint32_t nr)
|
||||||
{
|
{
|
||||||
ICSIRQState *irq = ics->irqs + nr - ics->offset;
|
ICSIRQState *irq = ics->irqs + nr - ics->offset;
|
||||||
|
|
||||||
trace_xics_ics_simple_reject(nr, nr - ics->offset);
|
trace_xics_ics_reject(nr, nr - ics->offset);
|
||||||
if (irq->flags & XICS_FLAGS_IRQ_MSI) {
|
if (irq->flags & XICS_FLAGS_IRQ_MSI) {
|
||||||
irq->status |= XICS_STATUS_REJECTED;
|
irq->status |= XICS_STATUS_REJECTED;
|
||||||
} else if (irq->flags & XICS_FLAGS_IRQ_LSI) {
|
} else if (irq->flags & XICS_FLAGS_IRQ_LSI) {
|
||||||
|
@ -546,26 +522,26 @@ static void ics_simple_reject(ICSState *ics, uint32_t nr)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static void ics_simple_resend(ICSState *ics)
|
void ics_resend(ICSState *ics)
|
||||||
{
|
{
|
||||||
int i;
|
int i;
|
||||||
|
|
||||||
for (i = 0; i < ics->nr_irqs; i++) {
|
for (i = 0; i < ics->nr_irqs; i++) {
|
||||||
/* FIXME: filter by server#? */
|
/* FIXME: filter by server#? */
|
||||||
if (ics->irqs[i].flags & XICS_FLAGS_IRQ_LSI) {
|
if (ics->irqs[i].flags & XICS_FLAGS_IRQ_LSI) {
|
||||||
ics_simple_resend_lsi(ics, i);
|
ics_resend_lsi(ics, i);
|
||||||
} else {
|
} else {
|
||||||
ics_simple_resend_msi(ics, i);
|
ics_resend_msi(ics, i);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static void ics_simple_eoi(ICSState *ics, uint32_t nr)
|
static void ics_eoi(ICSState *ics, uint32_t nr)
|
||||||
{
|
{
|
||||||
int srcno = nr - ics->offset;
|
int srcno = nr - ics->offset;
|
||||||
ICSIRQState *irq = ics->irqs + srcno;
|
ICSIRQState *irq = ics->irqs + srcno;
|
||||||
|
|
||||||
trace_xics_ics_simple_eoi(nr);
|
trace_xics_ics_eoi(nr);
|
||||||
|
|
||||||
if (ics->irqs[srcno].flags & XICS_FLAGS_IRQ_LSI) {
|
if (ics->irqs[srcno].flags & XICS_FLAGS_IRQ_LSI) {
|
||||||
irq->status &= ~XICS_STATUS_SENT;
|
irq->status &= ~XICS_STATUS_SENT;
|
||||||
|
@ -617,10 +593,6 @@ static void ics_simple_class_init(ObjectClass *klass, void *data)
|
||||||
&isc->parent_realize);
|
&isc->parent_realize);
|
||||||
device_class_set_parent_reset(dc, ics_simple_reset,
|
device_class_set_parent_reset(dc, ics_simple_reset,
|
||||||
&isc->parent_reset);
|
&isc->parent_reset);
|
||||||
|
|
||||||
isc->reject = ics_simple_reject;
|
|
||||||
isc->resend = ics_simple_resend;
|
|
||||||
isc->eoi = ics_simple_eoi;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
static const TypeInfo ics_simple_info = {
|
static const TypeInfo ics_simple_info = {
|
||||||
|
|
|
@ -106,10 +106,6 @@ struct ICSStateClass {
|
||||||
|
|
||||||
DeviceRealize parent_realize;
|
DeviceRealize parent_realize;
|
||||||
DeviceReset parent_reset;
|
DeviceReset parent_reset;
|
||||||
|
|
||||||
void (*reject)(ICSState *s, uint32_t irq);
|
|
||||||
void (*resend)(ICSState *s);
|
|
||||||
void (*eoi)(ICSState *s, uint32_t irq);
|
|
||||||
};
|
};
|
||||||
|
|
||||||
struct ICSState {
|
struct ICSState {
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue