mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 08:13:54 -06:00
tcg: Remove tcg_regset_set
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
ccb1bb66ea
commit
d21369f5fb
3 changed files with 27 additions and 27 deletions
|
@ -195,11 +195,11 @@ static const char *target_parse_constraint(TCGArgConstraint *ct,
|
|||
switch(*ct_str++) {
|
||||
case 'r':
|
||||
ct->ct |= TCG_CT_REG;
|
||||
tcg_regset_set(ct->u.regs, 0xffffffff);
|
||||
ct->u.regs = 0xffffffff;
|
||||
break;
|
||||
case 'L': /* qemu_ld input arg constraint */
|
||||
ct->ct |= TCG_CT_REG;
|
||||
tcg_regset_set(ct->u.regs, 0xffffffff);
|
||||
ct->u.regs = 0xffffffff;
|
||||
tcg_regset_reset_reg(ct->u.regs, TCG_REG_A0);
|
||||
#if defined(CONFIG_SOFTMMU)
|
||||
if (TCG_TARGET_REG_BITS < TARGET_LONG_BITS) {
|
||||
|
@ -209,7 +209,7 @@ static const char *target_parse_constraint(TCGArgConstraint *ct,
|
|||
break;
|
||||
case 'S': /* qemu_st constraint */
|
||||
ct->ct |= TCG_CT_REG;
|
||||
tcg_regset_set(ct->u.regs, 0xffffffff);
|
||||
ct->u.regs = 0xffffffff;
|
||||
tcg_regset_reset_reg(ct->u.regs, TCG_REG_A0);
|
||||
#if defined(CONFIG_SOFTMMU)
|
||||
if (TCG_TARGET_REG_BITS < TARGET_LONG_BITS) {
|
||||
|
@ -2607,27 +2607,28 @@ static void tcg_target_qemu_prologue(TCGContext *s)
|
|||
static void tcg_target_init(TCGContext *s)
|
||||
{
|
||||
tcg_target_detect_isa();
|
||||
tcg_regset_set(tcg_target_available_regs[TCG_TYPE_I32], 0xffffffff);
|
||||
tcg_target_available_regs[TCG_TYPE_I32] = 0xffffffff;
|
||||
if (TCG_TARGET_REG_BITS == 64) {
|
||||
tcg_regset_set(tcg_target_available_regs[TCG_TYPE_I64], 0xffffffff);
|
||||
tcg_target_available_regs[TCG_TYPE_I64] = 0xffffffff;
|
||||
}
|
||||
tcg_regset_set(tcg_target_call_clobber_regs,
|
||||
(1 << TCG_REG_V0) |
|
||||
(1 << TCG_REG_V1) |
|
||||
(1 << TCG_REG_A0) |
|
||||
(1 << TCG_REG_A1) |
|
||||
(1 << TCG_REG_A2) |
|
||||
(1 << TCG_REG_A3) |
|
||||
(1 << TCG_REG_T0) |
|
||||
(1 << TCG_REG_T1) |
|
||||
(1 << TCG_REG_T2) |
|
||||
(1 << TCG_REG_T3) |
|
||||
(1 << TCG_REG_T4) |
|
||||
(1 << TCG_REG_T5) |
|
||||
(1 << TCG_REG_T6) |
|
||||
(1 << TCG_REG_T7) |
|
||||
(1 << TCG_REG_T8) |
|
||||
(1 << TCG_REG_T9));
|
||||
|
||||
tcg_target_call_clobber_regs = 0;
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V0);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V1);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A0);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A1);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A2);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A3);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T0);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T1);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T2);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T3);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T4);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T5);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T6);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T7);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T8);
|
||||
tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T9);
|
||||
|
||||
s->reserved_regs = 0;
|
||||
tcg_regset_set_reg(s->reserved_regs, TCG_REG_ZERO); /* zero register */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue