motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 08:43:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/arm: Move gen_exception to translate.c

Browse source 
This function is not required by any other translation file.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220609202901.1177572-16-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2022-06-10 14:32:33 +01:00 • committed by Peter Maydell
parent 8480e933ed
commit cc5e672b85
2 changed files with 7 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

7
target/arm/translate.c
View file

@ -1086,6 +1086,13 @@ static void gen_exception_internal_insn(DisasContext *s, uint32_t pc, int excp)
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
} }
static void gen_exception(int excp, uint32_t syndrome, uint32_t target_el)
{
gen_helper_exception_with_syndrome_el(cpu_env, tcg_constant_i32(excp),
tcg_constant_i32(syndrome),
tcg_constant_i32(target_el));
}
static void gen_exception_insn_el_v(DisasContext *s, uint64_t pc, int excp, static void gen_exception_insn_el_v(DisasContext *s, uint64_t pc, int excp,
uint32_t syn, TCGv_i32 tcg_el) uint32_t syn, TCGv_i32 tcg_el)
{ {

8
target/arm/translate.h
View file

@ -328,14 +328,6 @@ static inline void gen_ss_advance(DisasContext *s)
} }
} }
static inline void gen_exception(int excp, uint32_t syndrome,
uint32_t target_el)
{
gen_helper_exception_with_syndrome_el(cpu_env, tcg_constant_i32(excp),
tcg_constant_i32(syndrome),
tcg_constant_i32(target_el));
}
/* Generate an architectural singlestep exception */ /* Generate an architectural singlestep exception */
static inline void gen_swstep_exception(DisasContext *s, int isv, int ex) static inline void gen_swstep_exception(DisasContext *s, int isv, int ex)
{ {