mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-05 08:43:55 -06:00
q35: ioapic: add support for emulated IOAPIC IR
This patch translates all IOAPIC interrupts into MSI ones. One pseudo ioapic address space is added to transfer the MSI message. By default, it will be system memory address space. When IR is enabled, it will be IOMMU address space. Currently, only emulated IOAPIC is supported. Idea suggested by Jan Kiszka and Rita Sinha in the following patch: https://lists.gnu.org/archive/html/qemu-devel/2016-03/msg01933.html Signed-off-by: Peter Xu <peterx@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
parent
09cd058a2c
commit
cb135f59b8
6 changed files with 38 additions and 5 deletions
|
@ -25,6 +25,7 @@
|
|||
#define MSI_ADDR_REDIRECTION_SHIFT 3
|
||||
|
||||
#define MSI_ADDR_DEST_ID_SHIFT 12
|
||||
#define MSI_ADDR_DEST_IDX_SHIFT 4
|
||||
#define MSI_ADDR_DEST_ID_MASK 0x00ffff0
|
||||
|
||||
#endif /* HW_APIC_MSIDEF_H */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue