mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-07-26 11:53:53 -06:00
target/loongarch: Add gdb support.
Signed-off-by: Xiaojuan Yang <yangxiaojuan@loongson.cn> Signed-off-by: Song Gao <gaosong@loongson.cn> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220606124333.2060567-42-yangxiaojuan@loongson.cn> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
9e6602d657
commit
ca61e75071
8 changed files with 198 additions and 0 deletions
44
gdb-xml/loongarch-base64.xml
Normal file
44
gdb-xml/loongarch-base64.xml
Normal file
|
@ -0,0 +1,44 @@
|
|||
<?xml version="1.0"?>
|
||||
<!-- Copyright (C) 2021 Free Software Foundation, Inc.
|
||||
|
||||
Copying and distribution of this file, with or without modification,
|
||||
are permitted in any medium without royalty provided the copyright
|
||||
notice and this notice are preserved. -->
|
||||
|
||||
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
|
||||
<feature name="org.gnu.gdb.loongarch.base">
|
||||
<reg name="r0" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r1" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r2" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r3" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r4" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r5" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r6" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r7" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r8" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r9" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r10" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r11" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r12" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r13" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r14" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r15" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r16" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r17" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r18" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r19" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r20" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r21" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r22" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r23" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r24" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r25" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r26" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r27" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r28" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r29" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r30" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="r31" bitsize="64" type="uint64" group="general"/>
|
||||
<reg name="pc" bitsize="64" type="code_ptr" group="general"/>
|
||||
<reg name="badvaddr" bitsize="64" type="code_ptr" group="general"/>
|
||||
</feature>
|
57
gdb-xml/loongarch-fpu64.xml
Normal file
57
gdb-xml/loongarch-fpu64.xml
Normal file
|
@ -0,0 +1,57 @@
|
|||
<?xml version="1.0"?>
|
||||
<!-- Copyright (C) 2021 Free Software Foundation, Inc.
|
||||
|
||||
Copying and distribution of this file, with or without modification,
|
||||
are permitted in any medium without royalty provided the copyright
|
||||
notice and this notice are preserved. -->
|
||||
|
||||
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
|
||||
<feature name="org.gnu.gdb.loongarch.fpu">
|
||||
|
||||
<union id="fpu64type">
|
||||
<field name="f" type="ieee_single"/>
|
||||
<field name="d" type="ieee_double"/>
|
||||
</union>
|
||||
|
||||
<reg name="f0" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f1" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f2" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f3" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f4" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f5" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f6" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f7" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f8" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f9" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f10" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f11" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f12" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f13" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f14" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f15" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f16" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f17" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f18" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f19" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f20" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f21" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f22" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f23" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f24" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f25" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f26" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f27" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f28" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f29" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f30" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="f31" bitsize="64" type="fpu64type" group="float"/>
|
||||
<reg name="fcc0" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc1" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc2" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc3" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc4" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc5" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc6" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcc7" bitsize="8" type="uint8" group="float"/>
|
||||
<reg name="fcsr" bitsize="32" type="uint32" group="float"/>
|
||||
</feature>
|
Loading…
Add table
Add a link
Reference in a new issue