mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 07:43:54 -06:00
hw/intc/arm_gicv3: Add has-nmi property to GICv3 device
Add a property has-nmi to the GICv3 device, and use this to set the NMI bit in the GICD_TYPER register. This isn't visible to guests yet because the property defaults to false and we won't set it in the board code until we've landed all of the changes needed to implement FEAT_GICV3_NMI. Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 20240407081733.3231820-14-ruanjinjie@huawei.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
e4eb290571
commit
c9e86cbd34
4 changed files with 5 additions and 0 deletions
|
@ -249,6 +249,7 @@ struct GICv3State {
|
|||
uint32_t num_irq;
|
||||
uint32_t revision;
|
||||
bool lpi_enable;
|
||||
bool nmi_support;
|
||||
bool security_extn;
|
||||
bool force_8bit_prio;
|
||||
bool irq_reset_nonsecure;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue