motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-10 11:04:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/isa: add trace events for ICH9 LPC chip config access

Browse source 
These tracepoints aid in understanding and debugging the guest drivers
for the TCO watchdog.

Reviewed-by: Richard W.M. Jones <rjones@redhat.com>
Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
Message-Id: <20221216125749.596075-3-berrange@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
Daniel P. Berrangé 2022-12-16 07:57:46 -05:00 • committed by Michael S. Tsirkin
parent 23d8e32499
commit c8c7c406db
2 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
hw/isa/lpc_ich9.c
View file

@ -52,6 +52,7 @@
#include "hw/nvram/fw_cfg.h" #include "hw/nvram/fw_cfg.h"
#include "qemu/cutils.h" #include "qemu/cutils.h"
#include "hw/acpi/acpi_aml_interface.h" #include "hw/acpi/acpi_aml_interface.h"
#include "trace.h"
/*****************************************************************************/ /*****************************************************************************/
/* ICH9 LPC PCI to ISA bridge */ /* ICH9 LPC PCI to ISA bridge */
@ -162,6 +163,7 @@ static void ich9_cc_write(void *opaque, hwaddr addr,
{ {
ICH9LPCState *lpc = (ICH9LPCState *)opaque; ICH9LPCState *lpc = (ICH9LPCState *)opaque;
trace_ich9_cc_write(addr, val, len);
ich9_cc_addr_len(&addr, &len); ich9_cc_addr_len(&addr, &len);
memcpy(lpc->chip_config + addr, &val, len); memcpy(lpc->chip_config + addr, &val, len);
pci_bus_fire_intx_routing_notifier(pci_get_bus(&lpc->d)); pci_bus_fire_intx_routing_notifier(pci_get_bus(&lpc->d));
@ -177,6 +179,7 @@ static uint64_t ich9_cc_read(void *opaque, hwaddr addr,
uint32_t val = 0; uint32_t val = 0;
ich9_cc_addr_len(&addr, &len); ich9_cc_addr_len(&addr, &len);
memcpy(&val, lpc->chip_config + addr, len); memcpy(&val, lpc->chip_config + addr, len);
trace_ich9_cc_read(addr, val, len);
return val; return val;
} }

4
hw/isa/trace-events
View file

@ -21,3 +21,7 @@ via_pm_io_read(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%
via_pm_io_write(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x" via_pm_io_write(uint32_t addr, uint32_t val, int len) "addr 0x%x val 0x%x len 0x%x"
via_superio_read(uint8_t addr, uint8_t val) "addr 0x%x val 0x%x" via_superio_read(uint8_t addr, uint8_t val) "addr 0x%x val 0x%x"
via_superio_write(uint8_t addr, uint32_t val) "addr 0x%x val 0x%x" via_superio_write(uint8_t addr, uint32_t val) "addr 0x%x val 0x%x"
# lpc_ich9.c
ich9_cc_write(uint64_t addr, uint64_t val, unsigned len) "addr=0x%"PRIx64 " val=0x%"PRIx64 " len=%u"
ich9_cc_read(uint64_t addr, uint64_t val, unsigned len) "addr=0x%"PRIx64 " val=0x%"PRIx64 " len=%u"