motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-28 12:32:05 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/ppc: Style fixes for helper_regs.h

Browse source 
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Reviewed-by: Greg Kurz <groug@kaod.org>
This commit is contained in:
David Gibson 2019-03-21 21:41:17 +11:00
parent 02381ec16e
commit c86f377c85
1 changed files with 6 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

10
target/ppc/helper_regs.h
View file

@ -44,10 +44,11 @@ static inline void hreg_swap_gpr_tgpr(CPUPPCState *env)
static inline void hreg_compute_mem_idx(CPUPPCState *env) static inline void hreg_compute_mem_idx(CPUPPCState *env)
{ {
/* This is our encoding for server processors. The architecture /*
* This is our encoding for server processors. The architecture
* specifies that there is no such thing as userspace with * specifies that there is no such thing as userspace with
* translation off, however it appears that MacOS does it and * translation off, however it appears that MacOS does it and some
* some 32-bit CPUs support it. Weird... * 32-bit CPUs support it. Weird...
* *
* 0 = Guest User space virtual mode * 0 = Guest User space virtual mode
* 1 = Guest Kernel space virtual mode * 1 = Guest Kernel space virtual mode
@ -143,7 +144,8 @@ static inline int hreg_store_msr(CPUPPCState *env, target_ulong value,
/* Change the exception prefix on PowerPC 601 */ /* Change the exception prefix on PowerPC 601 */
env->excp_prefix = ((value >> MSR_EP) & 1) * 0xFFF00000; env->excp_prefix = ((value >> MSR_EP) & 1) * 0xFFF00000;
} }
/* If PR=1 then EE, IR and DR must be 1 /*
* If PR=1 then EE, IR and DR must be 1
* *
* Note: We only enforce this on 64-bit server processors. * Note: We only enforce this on 64-bit server processors.
* It appears that: * It appears that: