mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
hw/misc/iotkit-sysctl: Handle SSE-300 changes to PDCM_PD_*_SENSE registers
The sysctl PDCM_PD_*_SENSE registers control various power domains in the system and allow the guest to configure which conditions keep a power domain awake and what power state to use when the domain is in a low power state. QEMU doesn't model power domains, so for us these registers are dummy reads-as-written implementations. The SSE-300 has a different power domain setup, so the set of registers is slightly different: Offset SSE-200 SSE-300 --------------------------------------------------- 0x200 PDCM_PD_SYS_SENSE PDCM_PD_SYS_SENSE 0x204 reserved PDCM_PD_CPU0_SENSE 0x208 reserved reserved 0x20c PDCM_PD_SRAM0_SENSE reserved 0x210 PDCM_PD_SRAM1_SENSE reserved 0x214 PDCM_PD_SRAM2_SENSE PDCM_PD_VMR0_SENSE 0x218 PDCM_PD_SRAM3_SENSE PDCM_PD_VMR1_SENSE Offsets 0x200 and 0x208 are the same for both, so handled in a previous commit; here we deal with 0x204, 0x20c, 0x210, 0x214, 0x218. (We can safely add new lines to the SSE300 vmstate because no board uses this device in an SSE300 yet.) Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210219144617.4782-18-peter.maydell@linaro.org
This commit is contained in:
parent
2672a6ca72
commit
c5ffe6c8dd
2 changed files with 62 additions and 2 deletions
|
@ -59,6 +59,9 @@ struct IoTKitSysCtl {
|
|||
uint32_t pdcm_pd_sram1_sense;
|
||||
uint32_t pdcm_pd_sram2_sense;
|
||||
uint32_t pdcm_pd_sram3_sense;
|
||||
uint32_t pdcm_pd_cpu0_sense;
|
||||
uint32_t pdcm_pd_vmr0_sense;
|
||||
uint32_t pdcm_pd_vmr1_sense;
|
||||
|
||||
/* Properties */
|
||||
uint32_t sse_version;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue